Stars
2
stars
written in SystemVerilog
Clear filter
An Open Workflow to Build Custom SoCs and run Deep Models at the Edge