Skip to content
View alexredd99's full-sized avatar
5 followers · 5 following

Achievements

Achievement: YOLOAchievement: Pull Shark

Achievements

Achievement: YOLOAchievement: Pull Shark

Organizations

@KastnerRG

Block or report alexredd99

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 results for source starred repositories written in SystemVerilog
Clear filter

agg23 / openfpga-NES

NES for the Analogue Pocket

SystemVerilog 211 10 Updated Jan 4, 2026

KastnerRG / cgra4ml

An Open Workflow to Build Custom SoCs and run Deep Models at the Edge

SystemVerilog 104 22 Updated Jan 17, 2026