Skip to content
View alfishe's full-sized avatar

Block or report alfishe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 results for source starred repositories written in SystemVerilog
Clear filter

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 11,265 954 Updated Aug 18, 2024

RSD: RISC-V Out-of-Order Superscalar Processor

SystemVerilog 1,149 114 Updated Dec 25, 2025

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer

SystemVerilog 397 47 Updated Oct 2, 2025

FX68K 68000 cycle accurate SystemVerilog core

SystemVerilog 160 34 Updated Jun 1, 2021

A small RISC-V core (SystemVerilog)

SystemVerilog 34 2 Updated Aug 26, 2019