Skip to content
View alfishe's full-sized avatar

Block or report alfishe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
50 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,945 823 Updated Feb 27, 2025

Verilog AXI components for FPGA implementation

Verilog 2,033 530 Updated Feb 27, 2025

Verilog PCI express components

Verilog 1,591 404 Updated Apr 26, 2024

Verilog library for ASIC and FPGA designers

Verilog 1,410 303 Updated May 8, 2024

MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog

Verilog 1,018 81 Updated Dec 15, 2022

The RIFFA development repository

Verilog 869 346 Updated Jun 11, 2024

Verilog I2C interface for FPGA implementation

Verilog 698 193 Updated Feb 27, 2025

An open source library for image processing on FPGA.

Verilog 632 224 Updated Jun 16, 2015

Verilog UART

Verilog 558 154 Updated Feb 27, 2025

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 521 63 Updated Dec 10, 2022

Verilog SDRAM memory controller

Verilog 367 104 Updated May 13, 2017

Open source implementation of a x86 processor

Verilog 334 75 Updated Apr 15, 2018

A litecoin scrypt miner implemented with FPGA on-chip memory.

Verilog 291 124 Updated Sep 22, 2014

Traces, schematics, and general infos about custom chips reverse-engineered from silicon

Verilog 225 15 Updated Apr 25, 2026

CPU microarchitecture, step by step

Verilog 208 64 Updated Nov 1, 2020

🌱 ❄️ Collection of open-source peripherals in Verilog

Verilog 185 37 Updated May 3, 2022

Dreamcast HDMI

Verilog 165 21 Updated Mar 25, 2023

WISHBONE SD Card Controller IP Core

Verilog 132 53 Updated Sep 17, 2022

FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)

Verilog 127 25 Updated Jan 30, 2026

The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.

Verilog 106 12 Updated Nov 26, 2019

Simulation only cartridge NeoGeo hardware definition

Verilog 90 12 Updated Aug 13, 2021

Analogue-Amiga

Verilog 89 7 Updated Feb 23, 2026

A simple GPU on a TinyFPGA BX

Verilog 81 16 Updated Sep 3, 2018

IBM PC Compatible SoC for a commercially available FPGA board

Verilog 74 11 Updated Oct 26, 2016

Minimig for the MiST board

Verilog 71 46 Updated Oct 22, 2019

ZX-Evolution

Verilog 70 23 Updated Apr 19, 2026

Source code to accompany https://timetoexplore.net

Verilog 63 25 Updated Aug 25, 2020

Test for video output using the ADV7513 chip on a de10 nano board

Verilog 56 19 Updated Feb 14, 2019

SNK NeoGeo core for the MiSTer platform

Verilog 55 7 Updated Jun 15, 2019

Verilog clone of YM2149

Verilog 45 13 Updated Feb 1, 2025
Next