Skip to content
View anonymousDeMe's full-sized avatar

Block or report anonymousDeMe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 stars written in VHDL
Clear filter

Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.

VHDL 279 45 Updated Apr 6, 2025

Vivado诸多IP,包括图像处理等

VHDL 234 55 Updated Jul 28, 2024

High performance motor control

VHDL 105 61 Updated May 31, 2016

ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.

VHDL 78 11 Updated Oct 1, 2022

Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard

VHDL 16 2 Updated Feb 24, 2021

Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.

VHDL 11 2 Updated Oct 9, 2019