Popular repositories Loading
-
binary-to-bcd-verilog
binary-to-bcd-verilog PublicVerilog project that converts binary to BCD using shift-and-add logic. Designed and verified using ModelSim.
Verilog
-
4-Bit-ALU
4-Bit-ALU Public4-bit ALU designed in Verilog HDL with testbench and waveform simulation using ModelSim. Performs 8 operations including add, subtract, logic, and shift operations.
Verilog
-
Sequence-Detector
Sequence-Detector PublicTo design and simulate a Moore FSM that detects the bit sequence 1011 using Verilog and test it with ModelSim.
Verilog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.