Skip to content
View asha-0905's full-sized avatar

Block or report asha-0905

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DFT-flow DFT-flow Public

    This repository documents the complete DFT flow including scan insertion, scan compression (EDT/OCC), JTAG and boundary scan, MBIST, IJTAG, ATPG pattern generation, simulation, and final DFT signoff.

    2 1

  2. binary-to-bcd-verilog binary-to-bcd-verilog Public

    Verilog project that converts binary to BCD using shift-and-add logic. Designed and verified using ModelSim.

    Verilog

  3. 4-Bit-ALU 4-Bit-ALU Public

    4-bit ALU designed in Verilog HDL with testbench and waveform simulation using ModelSim. Performs 8 operations including add, subtract, logic, and shift operations.

    Verilog

  4. Sequence-Detector Sequence-Detector Public

    To design and simulate a Moore FSM that detects the bit sequence 1011 using Verilog and test it with ModelSim.

    Verilog

  5. Sequence-Detector-2 Sequence-Detector-2 Public

    Verilog

  6. uni_shift_reg uni_shift_reg Public

    Verilog