A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

The Xyce™ Parallel Electronic Simulator

12 bit SAR ADC IP in Skywater 130 nm PDK