Skip to content

Navigation Menu

All Features
- By Stage
  Enterprises
  Team
  Startups
  Nonprofits
- By Industry
  Healthcare
  Financial services
  Manufacturing
  Government
  See all industries
- Evaluate GitHub
  Why GitHub
  Customer Stories
  Business insights
  Trust Center
- Add-ons
  GitHub Advanced SecurityEnterprise-grade code security
  Copilot for businessEnterprise-grade AI features
  Premium SupportEnterprise-grade 24/7 support
- Learn & Connect
  Documentation
  Resource center
  Blog
  Events & webinars
  Community Forum
  Customer Stories
  Integrations
- Support
  Customer support
  Training
  GitHub Status
- Company
  About
  Partners
  Changelog
- GitHub Universe
  GitHub UniverseThe event for developers, by developers — talks, workshops, and what’s next for GitHub.
Pricing

Appearance settings

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

Darklife

Research Foundation

Overview
Repositories
Projects
Packages
People

More

Overview
Repositories
Projects
Packages
People

Pinned Loading

darkriscv darkriscv Public

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2.6k 332

Repositories

Loading

Type

Select type

All Public Sources Forks Archived Mirrors Templates

Language

Select language

All C Rust Verilog

Sort

Select order

Last updated Name Stars

Showing 8 of 8 repositories

liquidfire Public
LiquidFire OS for 680x0, 683xx and ColdFire

darklife/liquidfire's past year of commit activity

C 0 0 0 0 Updated Nov 11, 2026
xstep3 Public
XSTEP X11 toolkit

darklife/xstep3's past year of commit activity

C 0 LGPL-2.1 0 0 0 Updated Nov 11, 2026
xstep4 Public
XSTEP X11 toolkit

darklife/xstep4's past year of commit activity

C 0 0 0 0 Updated Nov 11, 2026
darkriscv Public
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

darklife/darkriscv's past year of commit activity

Verilog 2,641 BSD-3-Clause 332 5 1 Updated Nov 8, 2026
rustv Public
April 1st RISC-V processor fully designed in Rust!

darklife/rustv's past year of commit activity

Rust 13 BSD-3-Clause 1 0 0 Updated Jun 6, 2026
hc908rtos Public
cooperative RTOS for HC908 microcontrollers

darklife/hc908rtos's past year of commit activity

C 5 BSD-3-Clause 0 1 0 Updated Aug 5, 2024
darkdocs Public
Darklife related documents

darklife/darkdocs's past year of commit activity

0 BSD-3-Clause 0 0 0 Updated Aug 6, 2023
udarkrisc Public
u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV

darklife/udarkrisc's past year of commit activity

Verilog 21 BSD-3-Clause 4 0 0 Updated Jul 25, 2023

People

Top languages

Loading…

Uh oh!

There was an error while loading. Please reload this page.

Most used topics

Loading…

Uh oh!

There was an error while loading. Please reload this page.

Footer

© 2026 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Community
Docs
Contact

You can’t perform that action at this time.