Skip to content
View enjoy-digital's full-sized avatar

Highlights

  • Pro

Organizations

@timvideos @litex-hub

Block or report enjoy-digital

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
32 stars written in Verilog
Clear filter

Verilog AXI components for FPGA implementation

Verilog 1,950 523 Updated Feb 27, 2025

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,066 203 Updated Oct 22, 2023

RISC-V XV6/Linux SoC, marchID: 0x2b

Verilog 1,060 77 Updated Feb 4, 2026

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 862 144 Updated Dec 6, 2024

An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

Verilog 839 242 Updated Sep 15, 2023

NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards

Verilog 426 48 Updated Jun 20, 2025

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

Verilog 334 97 Updated Sep 15, 2023

An attempt to recreate the RP2040 PIO in an FPGA

Verilog 309 31 Updated Jun 6, 2024

An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图像压缩。

Verilog 306 60 Updated Sep 18, 2024

xk265:HEVC/H.265 Video Encoder IP Core (RTL)

Verilog 269 87 Updated Apr 9, 2023

Minimax: a Compressed-First, Microcoded RISC-V CPU

Verilog 223 12 Updated Apr 21, 2024

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

Verilog 187 19 Updated Mar 10, 2024

Universal Memory Interface (UMI)

Verilog 157 17 Updated Feb 4, 2026

An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). 基于FPGA的GZIP压缩器。输入原始数据,输出标准的GZIP格式,即常见的 .gz / .tar.gz 文件的格式。

Verilog 150 35 Updated Sep 15, 2023

An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。

Verilog 142 31 Updated Jan 26, 2024

An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器,不需要专门的RFID芯片。

Verilog 142 26 Updated Jan 26, 2024

Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。

Verilog 133 27 Updated Sep 14, 2023

Tools for working with circuits as graphs in python

Verilog 126 14 Updated Nov 17, 2023

64x64 LED Cube based on the Colorlight 5a-75B LED driver board.

Verilog 106 16 Updated Jan 11, 2023

Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker

Verilog 103 13 Updated Feb 17, 2023

This repository houses the ModRetro Chromatic's FPGA design files.

Verilog 83 11 Updated Dec 25, 2025

Generic CNC firmware and driver for FPGA cards which are supported by LiteX

Verilog 77 27 Updated Oct 10, 2025

Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs

Verilog 70 8 Updated Nov 21, 2021
Verilog 60 15 Updated Aug 30, 2021

128KB AXI cache (32-bit in, 256-bit out)

Verilog 55 7 Updated May 10, 2021

FPGA board support and core ports for MiSTeX

Verilog 52 19 Updated Jan 1, 2025

A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way

Verilog 47 4 Updated Aug 9, 2024

An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。

Verilog 38 8 Updated Sep 18, 2024

An Open Source Link Protocol and Controller

Verilog 29 2 Updated Jul 26, 2021

LimeSDR Mini v2 gateware project

Verilog 25 6 Updated Nov 28, 2024
Next