Skip to content
View enjoy-digital's full-sized avatar

Highlights

  • Pro

Organizations

@timvideos @litex-hub

Block or report enjoy-digital

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 results for source starred repositories written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,805 410 Updated Apr 22, 2026

A huge VHDL library for FPGA and digital ASIC development

VHDL 457 95 Updated Apr 30, 2026

Basic RISC-V CPU implementation in VHDL.

VHDL 174 17 Updated Sep 13, 2020

Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC

VHDL 122 16 Updated Oct 18, 2016

FPGA based microcomputer sandbox for software and RTL experimentation

VHDL 78 2 Updated Apr 30, 2026

Framework to simplify porting MiSTer (and other) cores to the MEGA65

VHDL 40 12 Updated Jun 25, 2025

LinuxCNC FPGA board port to LiteX

VHDL 33 11 Updated Jan 24, 2025

An all-digital GPS disciplined oscillator using MMCM phase shift.

VHDL 32 1 Updated Sep 1, 2022

This repository is a collection of designs invloving FPGAs and AI technologies.

VHDL 14 1 Updated Jan 11, 2023

A collection of HLS IP designs for Zybo-Z2

VHDL 9 Updated Jan 26, 2023