Skip to content
View epitron's full-sized avatar

Organizations

@pry

Block or report epitron

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

8 stars written in Verilog
Clear filter

SERV - The SErial RISC-V CPU

Verilog 1,708 240 Updated Dec 16, 2025

A small, light weight, RISC CPU soft core

Verilog 1,489 177 Updated Dec 8, 2025

An open source SPI flash emulator and monitor

Verilog 391 45 Updated Jul 17, 2020

FPGA-based Nintendo Entertainment System Emulator

Verilog 269 65 Updated Jan 16, 2024

Compact FPGA game console

Verilog 165 14 Updated Nov 14, 2023

Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"

Verilog 101 11 Updated Nov 14, 2018

XCrypto: a cryptographic ISE for RISC-V

Verilog 92 10 Updated Jan 5, 2023

A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems

Verilog 45 7 Updated Oct 27, 2022