Skip to content
View faizakhoso1-prog's full-sized avatar

Block or report faizakhoso1-prog

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
faizakhoso1-prog/README.md

Hello, I'm Faiza Khoso

An Electronics Engineering undergraduate student at Mehran University of Engineering and Technology (MUET), Jamshoro, Pakistan 🇵🇰 (Roll No: 23ES011).

I specialize in High-Speed Data Acquisition (DAQ) systems, FPGA instrumentation, and hardware resilience. My academic work focuses on bridging the gap between nuclear physics instrumentation and hardware-level cybersecurity to design reliable electronics for harsh, radiation-heavy environments.


Featured Summer Research Project

To prepare for my final year, I spent my summer break engineering an open-source, hardware-level Fault Detection, Isolation, and Recovery (FDIR) framework using VHDL for the AMD Xilinx Artix-7 (Digilent Nexys 4 DDR) platform.

  • Developed a fully synchronous Triple Modular Redundancy (TMR) control core paired with an ultrafast combinational majority voting loop.
  • Eliminated transient hardware routing glitches at state transition boundaries using synchronous edge-triggered registers.
  • Integrated an autonomous Fault Detection and Isolation (FDI) telemetry engine designed to log Single Event Upsets (SEUs) directly to SOC security monitoring dashboards.

Technical Skill Set & Toolchains

  • FPGA & SoC Design: AMD Xilinx 7-Series (Artix-7, Kintex-7), Zynq-7000 SoC Architecture (PS/PL Integration).
  • HDLs & Software Tools: VHDL, Verilog, Vivado Design Suite, Vitis IDE, IP Integrator, PYNQ Overlay Framework.
  • Core Circuit Competency: High-Speed Time-to-Digital Converters (TDC), Triggering Logic, AXI4 Interconnects, Hardware-Software Co-Design.
  • Analog Front-End: Pulse shaping and conditioning, high-speed low-noise preamplifiers (1ns rise time), advanced LTspice transient analysis.
  • Programming Languages: Python, C++, MATLAB.

Academic Background

  • Institution: Mehran University of Engineering and Technology (MUET), Jamshoro.
  • Upcoming Final Year Project (FYP): Radiation-Hardened, High-Speed FPGA Data Acquisition System for Cosmic Ray Muon Detection.
  • Research Aspirations: I am actively seeking graduate-level positions and fully funded research internships (such as the KAUST VSPR program) focusing on hardware safety, fault-tolerant edge SoCs, and resilient hardware accelerators.

How to reach me: Connect with me directly through my repositories, check out my codebases below, or reach out via email at faizaboloxh1@gmail.com!

Popular repositories Loading

  1. Resilient-FPGA-Muon-DAQ Resilient-FPGA-Muon-DAQ Public

    Fault-Tolerant High-Speed Data Acquisition System for Cosmic Ray Muon Detection using Artix-7.

  2. faizakhoso1-prog faizakhoso1-prog Public