Skip to content
View fommil's full-sized avatar
🌟
star stuff
🌟
star stuff

Block or report fommil

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Experiments with composable lock-free concurrency

Scala 24 1 Updated Aug 7, 2026

Chisel: A Modern Hardware Design Language

Scala 4,752 657 Updated Aug 8, 2026

Open-Source Framework for Numerically-Tailored Computations This project is "An Open-Source Framework for Efficient Numerically-Tailored Computations", hence the acronym OSFNTC. The title of the co…

Fortran 26 2 Updated Jun 15, 2023
Verilog 3 1 Updated Jul 11, 2022
Verilog 11 1 Updated Mar 21, 2022

Exploring if we can write lazy HDL and let the OSS tools optimize our sloppiness. Spoiler: We absolutely can!

Verilog 2 Updated May 1, 2026

Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.

Python 14 Updated Mar 29, 2026

RTL implementation of a performance/area optimized bfloat16 adder and multiplication.

Verilog 33 1 Updated Mar 28, 2026

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 12,820 1,228 Updated Aug 18, 2024
Verilog 66 7 Updated Jul 13, 2026
Assembly 15 3 Updated Aug 6, 2025
Assembly 28 6 Updated Jan 5, 2026

Chord-Conditioned Melody Transformer

Python 39 9 Updated Jun 27, 2021

Generate monophonic melodies with machine learning using a basic LSTM RNN

Python 168 33 Updated Aug 20, 2018
Verilog 1 Updated Nov 27, 2024

ASIC implementation flow infrastructure, successor to OpenLane

Python 499 94 Updated Aug 6, 2026

Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks

Verilog 94 18 Updated Jul 3, 2019

2 hour crash course in FPGAs

Shell 207 24 Updated Oct 28, 2021

Recreation of the mos 6502 cpu used in the Atari 2600, Atari 8-bit family, Apple II, Nintendo Entertainment System, Commodore 64, Atari Lynx, and BBC Micro

C 4 Updated Jun 25, 2024

JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.

Verilog 86 23 Updated May 11, 2026

The Ethereum Virtual Machine (EVM) as a library, libevm is a fork of geth with injectable configuration directives.

Go 11 15 Updated Aug 7, 2026

Go implementation of an Avalanche node.

Go 2,357 863 Updated Aug 8, 2026

MCP server that indexes local Maven and Gradle caches so AI agents can search classes, implementations, method signatures, and source code from internal/private Java dependencies.

TypeScript 20 3 Updated Jul 15, 2026

A comprehensive list of Track Data for Sim Racing games.

Python 36 16 Updated May 7, 2026

ASIC recreation of the 8 bit breadboard computer developed in Ben Eater's Youtube series

SystemVerilog 4 1 Updated Jun 25, 2024
Scala 6 4 Updated Sep 3, 2024
Python 10 1 Updated Jun 26, 2026

Project-aware multi-file LLM editing for Emacs, based on gptel.

Emacs Lisp 149 7 Updated Jul 26, 2026

GitHub's official MCP Server

Go 32,049 4,752 Updated Aug 7, 2026

A Model Context Protocol (MCP) server that provides web search capabilities through DuckDuckGo, with additional features for content fetching and parsing.

Python 1,405 184 Updated Jul 28, 2026
Next