Skip to content
View hongxiaoo's full-sized avatar

Block or report hongxiaoo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
13 results for source starred repositories
Clear filter

Supplement of Copilot and Cursor - utilizes AI for batch processing of the entire codebase (对Copilot和Cursor们的补充:用 AI 批量处理项目代码)

Go 86 10 Updated Feb 10, 2025

Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare

354 115 Updated Mar 27, 2023
SystemVerilog 31 9 Updated Aug 8, 2020
Verilog 144 47 Updated Oct 3, 2020

opensource crypto IP core

Verilog 29 13 Updated Nov 20, 2020

OpenTitan: Open source silicon root of trust

SystemVerilog 3,069 927 Updated Dec 22, 2025
Python 75 31 Updated Jul 30, 2021

Automatically exported from code.google.com/p/axi-bfm

SystemVerilog 2 Updated Apr 7, 2015

支持AXI总线协议的8k×8 SP SRAM

SystemVerilog 26 6 Updated Mar 26, 2020

An example Python-based MDV testbench for apbi2c core

Python 31 5 Updated Jul 31, 2024

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

C++ 882 295 Updated Jul 2, 2025

AXI Interface Nand Flash Controller (Sync mode)

Verilog 98 44 Updated Aug 9, 2024

This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum

Verilog 54 24 Updated Nov 27, 2021