Skip to content
View hongxiaoo's full-sized avatar

Block or report hongxiaoo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Supplement of Copilot and Cursor - utilizes AI for batch processing of the entire codebase (对Copilot和Cursor们的补充:用 AI 批量处理项目代码)

Go 85 10 Updated Feb 10, 2025

Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare

385 122 Updated Mar 27, 2023
SystemVerilog 31 9 Updated Aug 8, 2020
Verilog 147 47 Updated Oct 3, 2020

opensource crypto IP core

Verilog 30 13 Updated Nov 20, 2020

OpenTitan: Open source silicon root of trust

SystemVerilog 3,598 1,087 Updated Aug 16, 2026
Python 76 32 Updated Jul 30, 2021

Automatically exported from code.google.com/p/axi-bfm

SystemVerilog 2 Updated Apr 7, 2015

支持AXI总线协议的8k×8 SP SRAM

SystemVerilog 28 6 Updated Mar 26, 2020

An example Python-based MDV testbench for apbi2c core

Python 30 5 Updated Jul 31, 2024

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

C++ 951 312 Updated Aug 3, 2026

AXI Interface Nand Flash Controller (Sync mode)

Verilog 111 46 Updated May 8, 2026

This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum

Verilog 58 25 Updated Nov 27, 2021

yhosts

Batchfile 1,621 500 Updated Aug 14, 2026

Unified ingress for developers

Go 24,428 4,252 Updated Apr 26, 2024