Skip to content
View itsruthwik's full-sized avatar

Block or report itsruthwik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

CoreScore

Verilog 175 48 Updated Nov 14, 2025

A retargetable MLIR-based machine learning compiler and runtime toolkit.

C++ 3,708 883 Updated Apr 13, 2026

LLVM based HLS library for HWToolkit (hardware devel. toolkit)

Python 28 5 Updated Jan 21, 2026

List of awesome open source hardware tools, generators, and reusable designs

Python 2,301 221 Updated Mar 2, 2026

Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.

C++ 1,409 99 Updated Apr 9, 2026

draws an SVG schematic from a JSON netlist

JavaScript 783 105 Updated Jan 25, 2024

FIRRTL grammar for tree-sitter

C++ 10 8 Updated Apr 20, 2024

A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""

Verilog 41 11 Updated Apr 10, 2026

Floating Point building blocks; Stratix-10, Agilex, Arria-10 DSP Slices

Verilog 10 3 Updated Apr 21, 2021