🧉
Mateanding
Almost Computer engineering from UNC - Argentina. Interested in everything to do with RTL , computer architecture, OS dev, HPC, compilers, DSP and ML
- Argentina
Stars
0
results
for forked starred repositories
written in Verilog
Clear filter