Skip to content
View infini8-13's full-sized avatar
🚲
In the Flow
🚲
In the Flow
34 followers · 94 following

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Block or report infini8-13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@VerticalResearchGroup
Vertical Research Group VerticalResearchGroup

University of Wisconsin Madison

@vortexgpgpu
Vortex OpenGPU vortexgpgpu
@riscv-non-isa
RISC-V Non-ISA Specifications riscv-non-isa
The Open-Standard Instruction Set Architecture

Switzerland

@AtuL-KumaR-00
Atul Kumar AtuL-KumaR-00
IIT (BHU) Varanasi || Undergrad
@ucb-bar
UC Berkeley Architecture Research ucb-bar

Berkeley, CA

@pulp-platform
pulp-platform
@BrunoLevy
Bruno Levy BrunoLevy
Researcher in computational physics, Scientific director of Inria Quadrant Program, 2018-2022 director of centre Inria Nancy Grand-Est, ERC GOODSHAPE

@inria Saclay, France

@riscv
RISC-V riscv
The Open-Standard Instruction Set Architecture

Zurich, CH

@ben-marshall
Ben Marshall ben-marshall
@YosysHQ
Yosys Headquarters YosysHQ
Yosys Open SYnthesis Suite
@splinedrive
splinedrive splinedrive
M.Sc.CE. , Technical University of Berlin

Berlin, Germany

@merledu
Micro Electronics Research Laboratory merledu
A non-profit organization fostering research on IoT, AI, and ML-based architectures leveraging the open-source RISC-V ISA.

Pakistan

@os-fpga
The Open-Source FPGA Foundation os-fpga
@nandland
nandland
FPGA, VHDL, Verilog
@The-OpenROAD-Project
The OpenROAD Project The-OpenROAD-Project
OpenROAD seeks to develop and foster an autonomous, 24-hour, open-source layout generation flow (RTL-to-GDS).

United States of America

@CMU-SAFARI
SAFARI Research Group at ETH Zurich and Carnegie Mellon University CMU-SAFARI
Site for source code and tools distribution from SAFARI Research Group at ETH Zurich and Carnegie Mellon University.

ETH Zurich and Carnegie Mellon University

@numberbee7070
Yash Garg numberbee7070
naviget | databases, math and computers | CTF Player

Bengaluru

@umarcor
Unai Martinez-Corral umarcor

UPV/EHU Bilbo, Bizkaia, Euskadi, Spain, Europe

@enjoy-digital
enjoy-digital

EnjoyDigital France

@bring-your-own-core
bring-your-own-core
@Jbalkind
Jonathan Balkind Jbalkind

UC Santa Barbara

@ombhilare999
Omkar Bhilare ombhilare999
Electronics Enthusiasts. I'm proficient in circuit and PCB designing. I have a great interest in fields like FPGA, Digital VLSI.

@BeagleWire @PyFive-RISC-V @SRA-VJTI mumbai

@ultraembedded
ultraembedded
CPU designs, digital HW IP, emulation and embedded system projects

UK

@vsdip
VSD vsdip
Open source developers partner with VSD and @kunalg123 for our approach to build content centric, research oriented flow to build a design and community.

VLSI System Design Online

@pr-mittal
Pranav Mittal pr-mittal
Gen Sec @Udyam | Chip design/verification enthusiast
@shubhanshu02
Shubhanshu Saxena shubhanshu02

New Delhi, India

@Vikhyath08
Vikhyath Venkatraman Vikhyath08
Undergraduate in Electronics Engineering at IIT(BHU)

IIT(BHU), Varanasi

@xupgit
Xilinx University Program xupgit

Xilinx San Jose, CA, USA

@singhalshubh
Shubhendra Pal Singhal singhalshubh
Working in Parallel and Distributed Systems Research.

Georgia Institute of Technology Atlanta, U.S.

@aklsh
Akilesh Kannan aklsh
The world runs on bit flips.

BLR ⬌ MAA

@BalaDhinesh
Dhinesh BalaDhinesh
IIT Madras Electrical Engineering Electronics and VLSI Enthusiast || GSoC'21 @ FOSSi Foundation

Indian Institute of Technology Madras Chennai

@shariethernet
Shrihari G shariethernet

United States

@shivampotdar
Shivam Potdar shivampotdar
CPU Arch @amd | MSCS @ IISc | GSoC 2020 @fossi-foundation | BTech EEE ('21), NITK Surathkal, India

@amd Bengaluru, India

@stevehoover
Steve Hoover stevehoover
I am the founder of Redwood EDA. More on linkedin: https://www.linkedin.com/in/steve-hoover-a44b607/

Redwood EDA (@rweda, though most of our open source work is on gitlab) Massachusetts

@lavish619
Lavish Bansal lavish619
Repello AI | ML Enginner | Breaking and Building Stuff

Bengaluru, India

@cyborg7459
Shreyash Kumar Singh cyborg7459
I am an Electrical Engineering Undergraduate at IIT BHU, with keen interest in the fields of Competitive Programming and DEV

Varanasi, India

@king-11
Lakshya Singh king-11
code tinker bell 2F64FF69E342E5A7E8CC03170463A617DF30E82E

@askscio Jaipur, India

@pathakshashank17
Shashank Pathak pathakshashank17
Pls don't git commit -m "crime"

@aws India

@karpathy
Andrej karpathy
I like to train Deep Neural Nets on large datasets.

Stanford

@pyaf
Rishabh Agrahari pyaf
Founder @sanch-ai

Pune, India

@hex-plex
Somnath Kumar hex-plex

Bangalore

@nishantkr18
Nishant Kumar nishantkr18
AI Developer
@lok-i
Lokesh Krishna lok-i

USC Viterbi Los Angeles, CA

@nishantwrp
Nishant Mittal nishantwrp
Technoholic Nerd, Open Source Enthusiast | LFX Mentee @layer5io | Google Summer of Code with @joplin, @oppia

@google India