Skip to content
View jaycien's full-sized avatar

Block or report jaycien

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

#1 Locally hosted web application that allows you to perform various operations on PDF files

Java 69,536 5,877 Updated Nov 6, 2025

a fast, scalable, multi-language and extensible build system

Java 24,723 4,330 Updated Nov 6, 2025

GitLab CE Mirror | Please open new issues in our issue tracker on GitLab.com

Ruby 24,158 5,767 Updated Nov 6, 2025

🤯 LobeHub - an open-source, modern design AI Agent Workspace. Supports multiple AI providers (OpenAI / Claude 4 / Gemini / DeepSeek / Ollama / Qwen), Knowledge Base (file upload / RAG ), one click …

TypeScript 67,489 13,938 Updated Nov 6, 2025

Yosys Open SYnthesis Suite

C++ 4,114 998 Updated Nov 6, 2025

AXI, AXI stream, Ethernet, and PCIe components in System Verilog

SystemVerilog 447 80 Updated Nov 6, 2025

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 2,254 728 Updated Nov 6, 2025

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Verilog 510 391 Updated Nov 6, 2025

OpenTitan: Open source silicon root of trust

SystemVerilog 3,009 909 Updated Nov 6, 2025

Verilator open-source SystemVerilog simulator and lint system

C++ 3,156 714 Updated Nov 6, 2025

Scala based HDL

Scala 1,868 362 Updated Nov 6, 2025

Production-ready platform for agentic workflow development.

TypeScript 118,227 18,277 Updated Nov 6, 2025

Code generation tool for control and status registers

Ruby 427 55 Updated Nov 6, 2025

Spike, a RISC-V ISA Simulator

C 2,891 993 Updated Nov 6, 2025

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cache…

SystemVerilog 433 321 Updated Nov 6, 2025

RAGFlow is a leading open-source Retrieval-Augmented Generation (RAG) engine that fuses cutting-edge RAG with Agent capabilities to create a superior context layer for LLMs

TypeScript 67,206 7,160 Updated Nov 6, 2025

The Free Software Media System - Server Backend & API

C# 45,445 4,103 Updated Nov 6, 2025

Open-source high-performance RISC-V processor

Scala 6,720 831 Updated Nov 6, 2025

Veryl: A Modern Hardware Description Language

Rust 821 48 Updated Nov 6, 2025

wallabag is a self hostable application for saving web pages: Save and classify articles. Read them later. Freely.

PHP 12,165 841 Updated Nov 6, 2025

Git with a cup of tea! Painless self-hosted all-in-one software development service, including Git hosting, code review, team collaboration, package registry and CI/CD

Go 51,850 6,198 Updated Nov 6, 2025

Build your hardware, easily!

C 3,599 663 Updated Nov 6, 2025

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 4,401 735 Updated Nov 6, 2025

翻墙-科学上网

Kotlin 40,824 7,403 Updated Nov 6, 2025

使用小爱音箱播放音乐,音乐使用 yt-dlp 下载。

Python 6,818 676 Updated Nov 6, 2025

SystemVerilog compiler and language services

C++ 875 181 Updated Nov 6, 2025

A machine learning accelerator core designed for energy-efficient AI at the edge.

Emacs Lisp 1,728 170 Updated Nov 6, 2025

基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版

Python 12,389 2,639 Updated Nov 5, 2025

Library of open source Process Design Kits (PDKs)

SourcePawn 58 8 Updated Nov 5, 2025
Next