Skip to content
View karteum's full-sized avatar

Block or report karteum

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
12 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,058 489 Updated Jul 5, 2024

Verilog library for ASIC and FPGA designers

Verilog 1,350 298 Updated May 8, 2024

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

Verilog 1,245 27 Updated Nov 5, 2025

3-stage RV32IMACZb* processor with debug

Verilog 949 69 Updated Oct 28, 2025

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 807 277 Updated Sep 23, 2025

An open source SPI flash emulator and monitor

Verilog 384 44 Updated Jul 17, 2020

ao486 port for MiSTer

Verilog 312 82 Updated Aug 9, 2025

SystemC/TLM-2.0 Co-simulation framework

Verilog 257 80 Updated May 21, 2025

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog 123 84 Updated Jul 11, 2025

Isle FPGA Computer

Verilog 42 1 Updated Oct 30, 2025

FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)

Verilog 3 Updated Feb 28, 2020