Skip to content
View karteum's full-sized avatar

Block or report karteum

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
8 stars written in VHDL
Clear filter

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 2,047 326 Updated Apr 29, 2026

Develop an end-to-end hypothetical reference model, network architectures, precision time tools, performance objectives and the methods to distribute, operate, monitor time synchronization within d…

VHDL 1,455 118 Updated Apr 10, 2026

基于ZYNQ+AD9363的开源SDR硬件

VHDL 576 160 Updated Sep 13, 2022

bladeRF-wiphy is an open-source IEEE 802.11 compatible software defined radio VHDL modem

VHDL 456 61 Updated Apr 15, 2024

Community created parallella projects

VHDL 395 144 Updated Jun 9, 2019
VHDL 65 50 Updated Oct 23, 2015

Micro processeur 16 bit a accumulateur, architecture personnel

VHDL 4 Updated Mar 12, 2026

Open AARS Minimig amiga core

VHDL 3 1 Updated Jan 21, 2021