Skip to content
View labis7's full-sized avatar

Block or report labis7

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. UNET-FPGA UNET-FPGA Public

    Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of the network are being accelerated.

    C++ 19 3

  2. AVR---ATmega16---STK500 AVR---ATmega16---STK500 Public

    Othello Game on AVR - Complete Interface/Menu using RS232 port, multi-level scenario generation (so we can drive the opponent to the worst case). Communication with external referee. Hybrid algorit…

    C 1

  3. CPUArchitecture CPUArchitecture Public

    Tomasulo Architecture. Entry-base CPU

    VHDL 1

  4. Flex_Bison_Transpiler Flex_Bison_Transpiler Public

    A simple Transpiler from one custom language(CLang) to C

    C

  5. OS_Tools OS_Tools Public

    University Project - UDP/TCP SSH-like functionality

    C

  6. RobotBenchmark RobotBenchmark Public

    RobotBenchmark.net online tournament - Top 1% Gold Award (2020 February)

    Python 2