Skip to content
View lebedys's full-sized avatar
12 followers · 37 following

Achievements

Achievement: StarstruckAchievement: Pull SharkAchievement: Arctic Code Vault Contributor

Achievements

Achievement: StarstruckAchievement: Pull SharkAchievement: Arctic Code Vault Contributor

Block or report lebedys

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

5 results for source starred repositories written in Verilog
Clear filter

olofk / serv

SERV - The SErial RISC-V CPU

Verilog 1,745 243 Updated Feb 3, 2026

Arlet / verilog-6502

A Verilog HDL model of the MOS 6502 CPU

Verilog 365 104 Updated Apr 8, 2023

chipsalliance / VeeRwolf

FuseSoC-based SoC for VeeR EH1 and EL2

Verilog 334 74 Updated Dec 11, 2024

TeamVoss / VossII

The source code to the Voss II Hardware Verification Suite

Verilog 56 13 Updated Feb 3, 2026

Arlet / verilog-65C02-fsm

Verilog 32 11 Updated Jul 9, 2022