Skip to content
View pxcland's full-sized avatar

Block or report pxcland

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. SSG SSG Public

    FPGA Based 4 Channel Wavetable Synthesizer

    Verilog

  2. UART UART Public

    FPGA Based UART in Verilog

    Verilog 3 1

  3. 24-Hour-Clock 24-Hour-Clock Public

    24 Hour Clock implemented in Verilog for Artix-7 based Basys 3 board.

    Verilog 6 2

  4. SetsunaIPS SetsunaIPS Public

    IPS File Patching and Creation Tool

    C

  5. FontToBin FontToBin Public

    Converts a bitmap image of an ASCII font to a binary file for use with $readmemb in Verilog for FPGAs

    C 1

  6. SNES-To-PC SNES-To-PC Public

    Using a real Super Nintendo Controller on the PC

    C