Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
🛠️ Technical skills & interests
Adding support for LEON3 - LEON5 - NOELV on terasic DE10 nano and DE0 nano boards
VHDL 4 1
Collection of examples using the intel Cyclone 5 SOC FPGA. Demonstrated on Terasic DE10-nano board
VHDL 1
Forked from stnolting/neorv32
🖥️ A size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Collection of Xilinx ZynQ examples. Examples using PL, PS or both. Demonstrated on a QMTECH ZYNQ 7010 board
HTML 10 3
Microphase Z7-nano FPGA with ZynQ 7020 FPGA experiments
VHDL 17
There was an error while loading. Please reload this page.