Skip to content
View qudexin1986's full-sized avatar
10 followers · 5 following

Block or report qudexin1986

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 stars written in Verilog
Clear filter

nvdla / hw

RTL, Cmodel, and testbench for NVDLA

Verilog 2,180 658 Updated Mar 2, 2022

osresearch / spispy

An open source SPI flash emulator and monitor

Verilog 416 47 Updated Jul 17, 2020