Skip to content
View regymm's full-sized avatar
💎
💎

Organizations

@ustclug @FPGAOL-CE

Block or report regymm

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This repo contains Simple Display Contoller FPGA Hardware, Embedded Software and the Linux Host Driver

C 4 Updated Aug 9, 2026

YPCB-00338-1P1 Hack

Tcl 130 39 Updated Jan 1, 2025

NIST digital servo: an FPGA based fast digital feedback controller

Verilog 80 44 Updated Jun 5, 2017

A 5-stage RV32I pipeline extended with three custom RISC-V instructions (MLOAD, MMUL, MSTORE) that offload 8x8 matrix multiply to a weight-stationary systolic array accelerator over AXI-Lite, verif…

SystemVerilog 2 1 Updated Jul 31, 2026

AOSC Conference!

27 2 Updated Aug 10, 2026
Ruby 37 9 Updated Aug 14, 2026

Sign-off review checklist for PCB designs

775 122 Updated Dec 30, 2024

A simple script to build a PMU firmware for Xilinx ZynqMP

Shell 41 18 Updated Jul 27, 2026

EEZ BB3+ MCU in CM5 form factor

HTML 15 2 Updated Jul 27, 2026

A literal credit-card sized computer with E-Paper display, ESP32 and NFC.

970 31 Updated May 11, 2026

pcie datalink layer implementation in verilog/systemverilog

Verilog 16 3 Updated May 22, 2026

FPGA based 30ps RMS TDCs

VHDL 96 25 Updated Mar 18, 2018

Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.

Verilog 176 22 Updated Jun 24, 2021

Real-Time Computing Lab FPGA designs

Verilog 1 1 Updated Aug 10, 2026

EBAZ4205(CZB) Tutorials

C 20 6 Updated Jul 6, 2026

a tool for reinterpreting ELF executables and shared libraries

Rust 355 12 Updated Nov 12, 2024

A Neotron powered by the Raspberry Pi Pico

Python 249 22 Updated Mar 17, 2025

fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI

Python 106 8 Updated Aug 13, 2026
Modula-2 8 3 Updated Dec 27, 2023

A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA

Verilog 247 45 Updated Nov 29, 2023

基于高云FPGA与AD9363/AD9361射频收发器,构建了一套灵活可重构的软件无线电(SDR)系统,通信核心代码纯Verilog实现。软硬件全开源,高速基带处理部署于FPGA,交互业务部署于Python上位机,通过千兆以太网交互,实现了QPSK等多种实时通信与动态参数配置 Based on the Gowin FPGA and AD9363/AD9361 RF transceiver, …

Verilog 123 18 Updated Jul 27, 2026

Open Source Silicon Development Testing Unit using JTAG

SystemVerilog 15 4 Updated Apr 25, 2026

LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.

Python 24 10 Updated May 28, 2026

A little project to provide the fpga design for a PCIe inteface running on the LiteFury development board.

C 14 5 Updated Apr 12, 2026

Semantic Spacetime Story graph database library over postgresql (SSTorytime)

Go 158 28 Updated Aug 13, 2026

55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).

Verilog 259 26 Updated Aug 12, 2026

A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Correction interface (QECi) PHY layer.

SystemVerilog 34 4 Updated Jul 10, 2026

RF transmitter for Raspberry Pi

C 4,523 585 Updated Sep 30, 2024

This tool helps you fast swap different UHD bitstreams and fx3 fw, useful when you have multiple USRP variants

C++ 4 Updated Feb 28, 2026

mirror of https://git.elphel.com/Elphel/gtxe2_gpl

Verilog 6 3 Updated Jan 15, 2016
Next