Stars
- All languages
- AMPL
- ANTLR
- Assembly
- Batchfile
- Bluespec
- C
- C#
- C++
- CMake
- CSS
- Coq
- D
- FIRRTL
- Forth
- G-code
- Go
- HTML
- Java
- JavaScript
- Jupyter Notebook
- Just
- Kotlin
- LabVIEW
- Lua
- MATLAB
- Makefile
- Mathematica
- Modula-2
- Nix
- OpenSCAD
- PHP
- Python
- Riot
- Ruby
- Rust
- SCSS
- Scala
- Shell
- Swift
- SystemVerilog
- Tcl
- TeX
- TypeScript
- Typst
- VHDL
- Verilog
- Vim Script
- Vue
This repo contains Simple Display Contoller FPGA Hardware, Embedded Software and the Linux Host Driver
NIST digital servo: an FPGA based fast digital feedback controller
A 5-stage RV32I pipeline extended with three custom RISC-V instructions (MLOAD, MMUL, MSTORE) that offload 8x8 matrix multiply to a weight-stationary systolic array accelerator over AXI-Lite, verif…
A simple script to build a PMU firmware for Xilinx ZynqMP
A literal credit-card sized computer with E-Paper display, ESP32 and NFC.
pcie datalink layer implementation in verilog/systemverilog
Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
a tool for reinterpreting ELF executables and shared libraries
A Neotron powered by the Raspberry Pi Pico
fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI
A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA
基于高云FPGA与AD9363/AD9361射频收发器,构建了一套灵活可重构的软件无线电(SDR)系统,通信核心代码纯Verilog实现。软硬件全开源,高速基带处理部署于FPGA,交互业务部署于Python上位机,通过千兆以太网交互,实现了QPSK等多种实时通信与动态参数配置 Based on the Gowin FPGA and AD9363/AD9361 RF transceiver, …
Open Source Silicon Development Testing Unit using JTAG
LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.
A little project to provide the fpga design for a PCIe inteface running on the LiteFury development board.
Semantic Spacetime Story graph database library over postgresql (SSTorytime)
55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).
A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Correction interface (QECi) PHY layer.
This tool helps you fast swap different UHD bitstreams and fx3 fw, useful when you have multiple USRP variants
mirror of https://git.elphel.com/Elphel/gtxe2_gpl