Skip to content
View steve-m's full-sized avatar

Organizations

@osmocom

Block or report steve-m

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

Verilog library for ASIC and FPGA designers

Verilog 1,377 299 Updated May 8, 2024

Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples => https://www.chili-chips.xyz/open-cologne | Also see https:/…

Verilog 81 7 Updated Oct 16, 2025

WIP 100BASE-TX PHY

Verilog 77 7 Updated Dec 3, 2024

A low cost HDMI video lag tester.

Verilog 49 4 Updated Nov 22, 2023

SD device emulator from ProjectVault

Verilog 18 5 Updated Sep 24, 2019

I2C Bus monitor on Tang-Nano FPGA

Verilog 15 1 Updated Feb 21, 2021

Mirror of NeTV FPGA Verilog Code

Verilog 15 9 Updated Jan 21, 2012

FPGA board with integrated 802.3u PHY for Ethernet "soft" MAC experimentation

Verilog 14 6 Updated Dec 20, 2022
Verilog 3 6 Updated Oct 20, 2016

HDMI&EMPU for Tang Nano 4K

Verilog 3 1 Updated Sep 29, 2023