Skip to content
View sifferman's full-sized avatar
🐌
🐌

Highlights

  • Pro

Block or report sifferman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Modified ASAP7 PDK with Buried Power Rail (BPR) and Backside Metal (BSM) technologies.

HCL 2 1 Updated Feb 23, 2026
Verilog 11 8 Updated Jun 12, 2026

Waveform Viewer Extension for VScode

TypeScript 342 16 Updated Jun 12, 2026

Translate rtl to Makefile

Rust 2 Updated Jul 31, 2025

Curriculum for a university course to teach chip design using open source EDA tools

Jupyter Notebook 148 21 Updated Oct 21, 2023

Example LED blinking project for your FPGA dev board of choice

Tcl 194 78 Updated Feb 28, 2026

A mini FPGA synthesizer built for the Nexys Video Artix-7 FPGA from Digilent.

SystemVerilog 5 Updated Mar 17, 2025

This project demonstrates a scalable format for Verilog including build scripts, design verification, and synthesis.

Tcl 9 4 Updated May 27, 2025

Semiclassical 2D electron-electron scattering

Julia 3 1 Updated May 5, 2026

Verified visual schematics for all SKY130 Cells

Tcl 12 17 Updated Mar 11, 2026

lowRISC Style Guides

512 131 Updated Apr 21, 2026

Download the LibreScore app

672 27 Updated Apr 12, 2026

Implementation for MatMul-free LM.

Python 3,065 202 Updated Dec 2, 2025
C++ 8 2 Updated Feb 14, 2023

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Verilog 38 5 Updated Jun 7, 2022

Exploring Wave Pipeline Designs in FPGAs

Scala 7 Updated Apr 19, 2024

SystemVerilog to Verilog conversion

Haskell 736 64 Updated Mar 28, 2026

Examples of how to Generate Schematics from SystemVerilog Synthesis Tools

Tcl 22 Updated Dec 22, 2023

SystemVerilog synthesis tool

Verilog 234 29 Updated Mar 10, 2025

BibTeX entry generator

TypeScript 224 10 Updated Jan 25, 2026

NES Controller Interface written in Verilog-2005

Verilog 1 Updated Mar 18, 2024

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,685 833 Updated Jun 14, 2026

This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.

SystemVerilog 14 2 Updated Aug 24, 2023

Advanced Architecture Labs with CVA6

SystemVerilog 82 25 Updated Jan 16, 2024

An abstraction library for interfacing EDA tools

Python 771 228 Updated Jun 12, 2026

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 527 63 Updated Dec 10, 2022

A (defunct) tool for merging and organizing exported Google Photos backups. Built with React and Electron!

JavaScript 70 2 Updated Sep 20, 2024

Windows Precision Touchpad Driver Implementation for Apple MacBook / Magic Trackpad

C 10,337 654 Updated Jan 7, 2024

Custom 6502 Video Game Console

SystemVerilog 14 1 Updated May 8, 2026
Next