Skip to content
View tkf2019's full-sized avatar
  • Tsinghua University
  • Beijing, China

Highlights

  • Pro

Block or report tkf2019

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in SystemVerilog
Clear filter

A Verilog synthesis flow for Minecraft redstone circuits

SystemVerilog 1,523 31 Updated Nov 25, 2020

RSD: RISC-V Out-of-Order Superscalar Processor

SystemVerilog 1,149 114 Updated Dec 25, 2025

Common SystemVerilog components

SystemVerilog 706 189 Updated Feb 6, 2026

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

SystemVerilog 606 102 Updated Jul 7, 2020

SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.

SystemVerilog 223 45 Updated Aug 25, 2020

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

SystemVerilog 109 35 Updated Apr 29, 2019