I am a PhD student mainly researching Operating Systems.
-
Tsinghua University
- Beijing, China
Highlights
- Pro
Lists (8)
Sort Name ascending (A-Z)
Stars
6
stars
written in SystemVerilog
Clear filter
A Verilog synthesis flow for Minecraft redstone circuits
RSD: RISC-V Out-of-Order Superscalar Processor
Common SystemVerilog components
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support