Skip to content
View tomwaitsfornoman's full-sized avatar
0 followers · 17 following

Block or report tomwaitsfornoman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

9 results for source starred repositories written in Verilog
Clear filter

olofk / serv

SERV - The SErial RISC-V CPU

Verilog 1,668 231 Updated Oct 17, 2025

alexforencich / verilog-pcie

Verilog PCI express components

Verilog 1,450 372 Updated Apr 26, 2024

splinedrive / kianRiscV

RISC-V XV6/Linux SoC, marchID: 0x2b

Verilog 983 68 Updated Nov 3, 2025

Wren6991 / Hazard3

3-stage RV32IMACZb* processor with debug

Verilog 949 69 Updated Oct 28, 2025

Arlet / verilog-6502

A Verilog HDL model of the MOS 6502 CPU

Verilog 358 97 Updated Apr 8, 2023

Xilinx / libsystemctlm-soc

SystemC/TLM-2.0 Co-simulation framework

Verilog 258 80 Updated May 21, 2025

Wren6991 / libfpga

Reusable Verilog 2005 components for FPGA designs

Verilog 48 8 Updated Feb 21, 2025

MiSTer-devel / AtariST_MiSTer

Atari ST/STe for MiSTer

Verilog 35 18 Updated Apr 23, 2024

Wren6991 / DOOMSoC

A SoC for DOOM

Verilog 19 2 Updated Apr 11, 2021