#
verilator
Here are 7 public repositories matching this topic...
SoCeteer - A framework for designing and running RISC-V-based SoCs on FPGA and in Simulation, built on top of Chisel.
-
Updated
Aug 10, 2026 - C
Ibex RV32 custom-instruction integration and PQC bare-metal porting experiments with Verilator
-
Updated
Sep 7, 2026 - C
Development of a minimal RISC-V System on Chip and integration with a computational accelerator written in Verilog. It serves as an example of a minimal architecture and as a foundation for future expansions (real hardware accelerators for scientific computing and AI).
c verilog computer-architecture risc-v system-on-chip verilator litex migen riscv-asm bare-metal-programming system-on-chip-design
-
Updated
May 17, 2026 - C
Add this topic to your repo
To associate your repository with the verilator topic, visit your repo's landing page and select "manage topics."