Traffic light control program with pedestrian cross button
-
Updated
Apr 15, 2023 - VHDL
Traffic light control program with pedestrian cross button
This project not only provides hands-on experience with VHDL but also offers insight into the fundamental concepts of CPU architecture and design. It bridges the gap between theoretical knowledge and practical application, using the Nexys4 DDR board as a testbed
A 4-bit up counter is a digital circuit that increments its output by one with each clock pulse, counting from 0000 to 1111 in binary, and resetting back to 0000 after reaching 1111.
Project for the Reti Logiche Course at @POLIMI, instructed by Prof. Gianluca Palermo during the academic year 2022/23
This repository contains the VHDL implementation of a ROM-less Direct Digital Frequency Synthesizer (DDFS) designed for high-speed calculation of the arctan function. This project was developed as a final assignment to fulfill the requirements for a bachelor's degree in my Electrical Engineering.
VHDL simulation of a digital clock for the CSEN605 course at the German University in Cairo. Includes clock generation and stimulus processes.
A team-project about a fem vending-machine I had in 2nd year of uni
Fun project to produce (only) pulses as the MultiSignalGene do, with analogue circuits and FPGA or 74HC logic circuits.
COE608 Computer Organization and Architecture labs.
Official repo of the open scope (a digital oscilloscope) developed by Digital Design Den
Add a description, image, and links to the vhdl-code topic page so that developers can more easily learn about it.
To associate your repository with the vhdl-code topic, visit your repo's landing page and select "manage topics."