hardware design of universal NPU(CNN accelerator) for various convolution neural network
-
Updated
Mar 5, 2025 - Verilog
hardware design of universal NPU(CNN accelerator) for various convolution neural network
Open-source Neural Processing Unit (NPU) from China ❤
An NPU designed using an LLM with a single prompt
🖼️ Implement FPGA image processing modules in Verilog, featuring basics to advanced vision algorithms, all equipped with testbenches for easy validation.
A complete ASIC design flow for a MNIST NPU. Features a quantized hardware-friendly architecture, SystemVerilog RTL implementation, and a verified backend-ready flow for logic synthesis and GDSII generation.
Add a description, image, and links to the npu topic page so that developers can more easily learn about it.
To associate your repository with the npu topic, visit your repo's landing page and select "manage topics."