Modifies the FPGA for a RedPitaya of PyRPL, so that the built in lock in amplifier can output a sinusoidally frequency modulated oscillation
-
Updated
Nov 20, 2019 - Verilog
Modifies the FPGA for a RedPitaya of PyRPL, so that the built in lock in amplifier can output a sinusoidally frequency modulated oscillation
To associate your repository with the pyrpl topic, visit your repo's landing page and select "manage topics."