Skip to content
View troyguo's full-sized avatar

Block or report troyguo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@LBL-ICS
OpenIC LBL-ICS
ICS (Integrated Circuit and System) is a research team with expertise in ASIC/FPGA/SoC Design and Hardware Acceleration on HPC.

LBL-UHCL-ICS Houston, TX

@RISMicroDevices
RIS Micro Devices RISMicroDevices
Reduced Instruction Set Micro Devices

China

@anadologic
ANADOLOGIC anadologic
FPGA - SoC - ASIC Design & Verification Center

Türkiye

@bespoke-silicon-group
Bespoke Silicon Group bespoke-silicon-group
Accelerating productive, PPA-optimal HW Design
@simbricks
SimBricks simbricks
SimBricks, a modular full-system end-to-end simulation framework.

Germany

@KULeuven-MICAS
MICAS (KU Leuven) KULeuven-MICAS
We initiate, drive and realize breakthroughs in micro and nano-electronic systems, for a better and more comfortable life for everyone.

Belgium

@gxflying
Felix gxflying
a software engineer and a CPU IP designer/verfier

@eswin Shaan Xi, Xi'An, China

@IObundle
IObundle, Lda IObundle
Custom Computing Machines
@wxbbuaa2011
wxbbuaa2011
Computer architecture,AI chip,LLM

UCAS Beijing

@oscc-ip
OSCC IP Project oscc-ip
Develop and maintain IP Projects under OSCC (Open Source Chip Community).

China

@bsc-loca
BSC LOCA bsc-loca
Barcelona Supercomputing Center (BSC) Laboratory for Open Computer Architecture (LOCA)

Spain

@bvarbanov90
Boris bvarbanov90
👋 Hi, I'm Boris! 🔌 GPU Verification and Architecture driven 💡 Leading cutting-edge verification planning & methodology for new GPU architecture as of now

Cambridge, UK

@bootlin
Bootlin bootlin
Embedded Linux and kernel engineering
@tenstorrent
Tenstorrent AI tenstorrent

United States of America

@VVViy
W. Wang VVViy
GPxPU/ASIP Digital IP Designer
@hdl-util
HDL Util hdl-util
Various MIT/Apache 2.0 licensed IP for FPGAs
@will-keen
Will Keen will-keen
Solving hardware problems with a software mindset.

@fractile-ai

@OpenXiangShan
XiangShan OpenXiangShan
Open-source high-performance RISC-V processor
@black-parrot
Black Parrot black-parrot
The Black Parrot RISC-V Linux-Capable Multicore
@WilsonChen003
Wilson Chen WilsonChen003
an IC engineer with 22+ years on GPU & SOC. Interested on IP/ASIC/SOC arch & design & verification & flow

Shanghai

@armleo
Arman A. armleo
Making Linux capable RISC-V core. C++/Node.js Engineer. ASIC Physical Design Engineer.
@merledu
Micro Electronics Research Laboratory merledu
A non-profit organization fostering research on IoT, AI, and ML-based architectures leveraging the open-source RISC-V ISA.

Pakistan

@antmicro
Antmicro antmicro
Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.
@arm-university
Arm Education arm-university
Educational materials created & produced by Arm Education for use by schools, universities and early career engineers

United Kingdom

@JoseIuri
José Iuri Barbosa de Brito JoseIuri
Member of the Lab of Excellence on Microelectronics of Northeast of Brazil at UFCG. Has interests in the areas of Microelectronics, Hardware Verification.

Universidade Federal de Campina Grande Campina Grande

@openasic-org
OpenASIC openasic-org
Open source hardware (IP) design

OpenASIC China