Skip to content
View troyguo's full-sized avatar

Block or report troyguo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results
81 9 Updated Dec 16, 2025

A custom 3D graphics card inspired by the 3dfx Voodoo 1, implemented on an FPGA with PCIe interface and a Glide-style graphics API.

C++ 2 Updated Dec 19, 2025

Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.

SystemVerilog 27 7 Updated Sep 17, 2024

CMake based hardware build system

CMake 35 3 Updated Dec 15, 2025
C++ 68 31 Updated Jun 7, 2017
SystemVerilog 1 1 Updated Dec 11, 2025

RISC-V out-of-order core for education and research purposes

Python 81 21 Updated Dec 8, 2025

Rudimentary 3D GPU written in SystemVerilog for FPGA

SystemVerilog 4 1 Updated Sep 5, 2025

Console-class GPU core with ray tracing, VRS support, and 2 TFLOPs compute performance for high-end mobile gaming. SystemVerilog RTL implementation.

SystemVerilog 1 Updated Nov 2, 2025

Custom NPU - RTL to GDSII

SystemVerilog 1 Updated Dec 9, 2025

Tensor computing core

SystemVerilog 8 2 Updated Dec 3, 2025
Verilog 1 1 Updated Nov 28, 2025
C++ 2 Updated Dec 8, 2025

Hardware implementation of a neural processing unit on PYNQ-Z2 FPGA

TeX 3 Updated Nov 14, 2025

Zama's Homomorphic Processing Unit implementation on FPGA

SystemVerilog 210 33 Updated Nov 28, 2025

UVM testbench and verification environament for GPU shader block RTL project

SystemVerilog 1 Updated Nov 20, 2025

Testbenches for HDL projects

SystemVerilog 22 22 Updated Dec 18, 2025

一种通用CNN加速器

SystemVerilog 3 Updated Dec 18, 2025

Open source machine learning accelerators

Scala 393 32 Updated Mar 24, 2024

A x86 Unix-like OS made entirely from scratch

C 273 9 Updated Oct 27, 2025

Virtual Prototype for identifying Application Specific Hardware Optimization candidates

C++ 11 2 Updated Dec 3, 2025

(Deprecated) SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations

Verilog 17 2 Updated Aug 14, 2025

PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework

Python 65 8 Updated Dec 17, 2025

Tropic01 RTL design

SystemVerilog 9 Updated Oct 20, 2025

2-way Out of Order RISC-V Processor

SystemVerilog 2 1 Updated Dec 11, 2025

Apache NuttX is a mature, real-time embedded operating system (RTOS).

C 165 81 Updated Dec 17, 2025
Next