Phil @ RISC-V Embedded Blog "Five Embeddev"
five-embeddev
Phil Mulholland.
Code samples etc from the blog https://five-embeddev.com/
My general purpose code is over at @nakane1chome .
Five EmbedDev Blog Adelaide Australia
AI Foundry
aifoundry-org
We are a community initiative to create an open ecosystem of shareable building blocks (from silicon to open models) empowering humanity to own its own AI
United States of America
OpenDV
opendv360
OpenDV is your comprehensive educational platform for learning hardware design verification.
United States of America
RISC-V International Open Source Laboratory
RIOSLaboratory
The RISC-V International Open Source Laboratory (RIOS Lab) will bring the research effort of RISC-V CPU ecosystems from UC Berkeley to the rest of the world
Dr Ashish Darbari
darbaria
Founder & CEO, Axiomise. We love formal verification and love helping other engineers get the best out of formal through a combination of training & consulting.
Axiomise Limited
Dr. CHEN Wei.
chenweiphd
Senior chip expert, AI algorithm-chip co-design expert, professional at IC architecture and compute-in-memory
Integrated Circuits Lab @ DUTH
ic-lab-duth
Research Lab focusing on the design and verification of Digital Integrated Circuits at ECE department of DUTH
Xanthi, Greece
Adam Keith
AdamKeith1
Education:
Junior, Computer Engineering, Purdue University
Joby Aviation Charleston, WV / Santa Cruz, CA
XJTUIAIR-CAG
xjtuiair-cag
Cognitive Architecture Group, Institute of AI & Robitics, Xi'an Jiaotong Univiersity
China
OnchipUIS
onchipuis
Not a typical research group, we are makers of IDEAS and THINGS. Ideas that you can test. High-Speed interfaces, A-MS circuits and biomedical systems.
Universidad Industrial de Santander Bucaramanga, Santander, Colombia
Embedded Systems Lab (ESL) - EPFL
esl-epfl
Embedded Systems Laboratory (ESL) at École Polytechnique Fédérale de Lausanne (EPFL)
EPFL, Lausanne, Switzerland
PreviousNext