Skip to content
View troyguo's full-sized avatar

Block or report troyguo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@x-heep
x-heep
https://matrix.to/#/#x-heep:matrix.org
@Lumees
Lumees Lab Lumees
Next generation, AI assisted digital & photonic ic design

Türkiye

@blackmesalabs
Kevin Hubbard blackmesalabs
BML, Creator of Open-Source Hardware and Software

Black Mesa Labs

@PeterMonsson
Peter Monsson PeterMonsson
Independent Design and Verification Consultant

Copenhagen, Denmark

@xver
xver

IC Verimeter Ottawa, Ontario, Canada

@simplex-micro
Simplex Micro simplex-micro
Simplex Micro publishes open technical material on RISC-V vector and matrix processor architecture and deterministic AI compute.

United States of America

@DatNguyen97-VN
Dat Nguyen DatNguyen97-VN
"All dharmas are boundless. ☯️♋✨☸️"

Long An's Tan An city, VietNam

@Yarok14Technologies
Yarok14 Technologies Yarok14Technologies
Shaping Silicon, Powering Intelligence. This prototype phase company is founded and owned by Bibin Nandhyattu Biji.

Yarok14 Kottayam, Kerala, India

@TejaRaghuveer
Raghuveer TejaRaghuveer
Skilled in SystemVerilog, UVM, and RTL verification methodologies. Actively building
@hevangel
hevangel hevangel
A quest to learn everything in computing, from hardware to software, from cloud to client, from robotics to AI

Canada

@CaffAinatedCircuit
CaffAInatedCircuits CaffAinatedCircuit
Designing circuits that behave like they read too much sci‑fi: cats in caches, gossiping SoCs, and FIFOs that gaslight you.
@Assaf-Afriat
Assaf Afriat Assaf-Afriat
Junior Digital Design & Verification Engineer | SystemVerilog, UVM, CDC, FPGA/SoC | Passionate about building and verifying hardware
@vyges-ip
Vyges IP Catalog vyges-ip
Curated, metadata-first silicon IP catalog maintained by Vyges. Open and commercial IP packaged for composable SoC generation

United States of America

@retroSoC
retroSoC retroSoC
A Customized ASIC framework for Retro Stuff

China

@zeusan98
zeusan98
4-year Verification Engineer in China Shenzhen.
@popovicu
popovicu

Google Cloud, Applied AI San Jose, CA

@five-embeddev
Phil @ RISC-V Embedded Blog "Five Embeddev" five-embeddev
Phil Mulholland. Code samples etc from the blog https://five-embeddev.com/ My general purpose code is over at @nakane1chome .

Five EmbedDev Blog Adelaide Australia

@gem5-gpu
gem5-gpu gem5-gpu
gem5-gpu: A Heterogeneous CPU-GPU Simulator
@robfinch
Robert Finch robfinch

Waterloo, Ontario, Canada

@aifoundry-org
AI Foundry aifoundry-org
We are a community initiative to create an open ecosystem of shareable building blocks (from silicon to open models) empowering humanity to own its own AI

United States of America

@AsFigo
AsFigo AsFigo

United Kingdom

@PKhuang-TW
Richard Huang PKhuang-TW
Design Verificatoin Engineer

Realtek Semiconductor Corp.

@corundum
Corundum corundum
Open source, high performance, FPGA-based NIC
@opendv360
OpenDV opendv360
OpenDV is your comprehensive educational platform for learning hardware design verification.

United States of America

@Dan-MOMOTA
Dan-MOMOTA
Plain man

ShenZhen, China