Skip to content

arm: dts: socfpga: Add Agilex5 E-Series 013B SoCDK variant - #1046

Open
dineshmaniyam wants to merge 1 commit into
u-boot:masterfrom
dineshmaniyam:dmaniyam/013b-dt-review-v2
Open

dineshmaniyam wants to merge 1 commit into
u-boot:masterfrom
dineshmaniyam:dmaniyam/013b-dt-review-v2

Conversation

@dineshmaniyam

@dineshmaniyam dineshmaniyam commented Aug 26, 2026 •

Copy link
Copy Markdown
Contributor

Summary

Add device tree, U-Boot dtsi and a defconfig for the Agilex5 E-Series 013B SoCDK (DK-A5E013BM16AEA). The board uses a 64 MB QSPI flash with a different layout than the base SoCDK, so it needs its own DT and defconfig rather than a DT overlay on the existing target.

Changes in v2

  • Squash review follow-ups into the board-add commit
  • Drop no-1-8-v; advertise sd-uhs-sdr50 only in -u-boot.dtsi (DK-A5E013BM16AEA supports 1.8 V switching). Leave SDR104/DDR50 to Tze Yee Ng's separate ELP-421 series
  • Follow base SoCDK MMC split (Linux essentials in .dts, Cadence timing in -u-boot.dtsi); /delete-property/ cap-mmc-highspeed
  • Change gmac2 MDIO compatible to snps,dwxgmac-mdio
  • Alias ethernet0 to enabled gmac2 only
  • Guard &binman { /delete-node/ kernel; } cleanup with CONFIG_FIT so non-FIT SoCFPGA defconfigs that compile every socfpga_*.dtb continue to build

Link: https://lore.kernel.org/all/20260625165909.32177-1-dinesh.maniyam@altera.com/

Test plan

  • make socfpga_agilex5_013b_defconfig && make
  • Verify DTB builds for socfpga_agilex5_socdk_013b.dtb

@dineshmaniyam
dineshmaniyam force-pushed the dmaniyam/013b-dt-review-v2 branch from f9c2385 to f556481 Compare August 27, 2026 04:37
Add device tree, U-Boot dtsi and a defconfig for the Agilex5 E-Series
013B SoCDK (DK-A5E013BM16AEA). The board uses a 64 MB QSPI flash with
a different layout than the base SoCDK, so it needs its own DT and
defconfig rather than a DT overlay on the existing target.

Keep Linux-facing MMC essentials in the .dts and Cadence PHY timing in
the U-Boot dtsi, matching the base Agilex5 SoCDK split. Advertise
sd-uhs-sdr50 with 1.8 V signalling (sd_io_1v8_reg); leave SDR104 and
DDR50 to a separate UHS PHY timing series. Alias ethernet0 to the
enabled gmac2 port and use snps,dwxgmac-mdio for its MDIO child.

Guard the &binman { /delete-node/ kernel; } cleanup with CONFIG_FIT so
non-FIT SoCFPGA defconfigs that compile every socfpga_*.dtb continue
to build.

Signed-off-by: Dinesh Maniyam <dinesh.maniyam@altera.com>
@dineshmaniyam
dineshmaniyam force-pushed the dmaniyam/013b-dt-review-v2 branch from f556481 to 84f9198 Compare September 9, 2026 04:21
@dineshmaniyam dineshmaniyam changed the title arm: dts: socfpga: agilex5: fix 013B SoCDK DT review nits arm: dts: socfpga: Add Agilex5 E-Series 013B SoCDK variant Sep 9, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant