Skip to content
View ucyang's full-sized avatar

Highlights

  • Pro

Organizations

@ZeroPage @FOSSistant

Block or report ucyang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

2 stars written in Verilog
Clear filter

A tiny Open POWER ISA softcore written in VHDL 2008

Verilog 725 121 Updated Aug 12, 2026

The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation…

Verilog 58 13 Updated May 16, 2025