Skip to content
View udif's full-sized avatar

Block or report udif

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
32 stars written in VHDL
Clear filter

VHDL 2008/93/87 simulator

VHDL 2,805 410 Updated Apr 22, 2026

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 2,048 326 Updated Apr 29, 2026

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the fut…

VHDL 1,372 545 Updated May 16, 2022

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 825 292 Updated Apr 22, 2026

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 717 60 Updated Apr 30, 2026

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

VHDL 560 74 Updated Jan 5, 2019

SatCat5 is a mixed-media Ethernet switch that lets a variety of devices communicate on the same network.

VHDL 497 43 Updated Mar 20, 2026

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL 411 109 Updated Nov 14, 2018

Community created parallella projects

VHDL 395 144 Updated Jun 9, 2019

Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.

VHDL 305 48 Updated Apr 30, 2026
VHDL 246 38 Updated Aug 12, 2022

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

VHDL 231 32 Updated Aug 11, 2025

All the sources (Schematics, PCB, VHDL, BIOS sources) for the M8SBC-486. This project is a 486 Homebrew computer, with some efforts to make it kinda PC compatible

VHDL 222 18 Updated Mar 15, 2026

An FPGA-based mechanical keyboard with an integrated USB hub and communication interfaces

VHDL 204 9 Updated Dec 15, 2025

Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL

VHDL 175 70 Updated Jan 24, 2024

Basic RISC-V CPU implementation in VHDL.

VHDL 174 17 Updated Sep 13, 2020

A bit-serial CPU written in VHDL, with a simulator written in C.

VHDL 138 10 Updated Sep 1, 2024

A rudimental RISCV CPU supporting RV32I instructions, in VHDL

VHDL 125 17 Updated Oct 13, 2020

Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project

VHDL 108 25 Updated Jan 10, 2016

A JSON library implemented in VHDL.

VHDL 84 17 Updated Feb 8, 2026

C64's VIC-II video chip on a Tang Nano 9k FPGA with HDMI

VHDL 65 5 Updated Sep 8, 2025

switchable 68K CPU-Core

VHDL 58 13 Updated Mar 24, 2025

Implementation of Amiga 500/1200 in Altera Cyclone IV FPGA

VHDL 57 6 Updated Jun 4, 2019

Framework to simplify porting MiSTer (and other) cores to the MEGA65

VHDL 40 12 Updated Jun 25, 2025

Hardware/Software Co-design environment of a processor core for deterministic real time systems

VHDL 37 4 Updated Aug 19, 2023

ReconOS - Operating System for Reconfigurable Hardware

VHDL 30 11 Updated Feb 4, 2022

Open Processor Architecture

VHDL 26 4 Updated Apr 7, 2016

RISC-V by VectorBlox

VHDL 18 57 Updated Dec 14, 2015

TinyBasic interpreted by custom microcoded CPU

VHDL 13 Updated Apr 22, 2026

The DECA Development Kit presents a robust hardware design platform built around the Altera MAX 10 FPGA.

VHDL 12 4 Updated Aug 17, 2021
Next