-
C-DAC
- Hyderabad
-
05:49
(UTC -12:00) - in/umeshsilicon
Popular repositories Loading
-
Sleep-Apnea-Detection-FPGA-CNN
Sleep-Apnea-Detection-FPGA-CNN PublicEEG-based sleep apnea detection using 1D-CNN trained in MATLAB, implemented in Verilog on Xilinx Zynq-7000 FPGA - Final Year B.E. Project, CEG Anna University 2025
-
-
RTL-to-GDSII-Booth-Multiplier
RTL-to-GDSII-Booth-Multiplier PublicRTL to GDSII of Radix-4 Booth Multiplier using Cadence Genus and Innovus - full ASIC design flow
Verilog
-
NPTEL-CERTIFICATIONS
NPTEL-CERTIFICATIONS PublicNPTEL certifications across VLSI, Computer Architecture, Programming, Mathematics and emerging tech
-
Certificates
Certificates PublicCourse certifications, internship completion certificates and language proficiency achievements
-
my-codeworks-HDLBits
my-codeworks-HDLBits PublicPersonal solutions to HDLBits digital logic exercises - combinational, sequential, FSM and arithmetic in Verilog
If the problem persists, check the GitHub status page or contact support.