Skip to content
View vertver's full-sized avatar
🍉
🍉

Organizations

@OSRTeam

Block or report vertver

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results
C++ 55 7 Updated Dec 19, 2025

A GameCube & Wii decompilation toolkit

Rust 195 32 Updated Dec 9, 2025

Affordable, Multifunctional, Nano RISC-V IP-KVM

C++ 5,903 232 Updated Dec 19, 2025

PSX for MiSTer

VHDL 245 60 Updated Dec 13, 2025
VHDL 76 14 Updated Dec 18, 2025

SIPEED Tang MEGA 138K with FPGA GOWIN GW5AST-138 SOC (Embedded RISC-V AE350)

Verilog 8 1 Updated Mar 12, 2024

Vortex Graphics

Verilog 90 21 Updated Oct 2, 2024

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,266 260 Updated Aug 18, 2025

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 1,146 129 Updated Nov 22, 2024

eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V

C 232 122 Updated Dec 17, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,989 702 Updated Aug 18, 2024

GPGPU processor supporting RISCV-V extension, developed with Chisel HDL

Scala 853 115 Updated Dec 15, 2025

Userspace eBPF runtime for Observability, Network, GPU & General Extensions Framework

C++ 1,307 144 Updated Dec 16, 2025

GPGPU supporting RISCV-V, developed with verilog HDL

Verilog 131 30 Updated Feb 24, 2025
Verilog 1,820 418 Updated Dec 18, 2025
Verilog 18 3 Updated Jun 23, 2024

PicoRV32 RISC-V project for Tang Nano 20K FPGA development board

Verilog 35 4 Updated Jun 12, 2024

3-stage RV32IMACZb* processor with debug

Verilog 970 73 Updated Dec 14, 2025

✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.

Python 37 10 Updated Dec 15, 2025

An implementation of NVIDIA's paper "Efficient Incoherent Ray Traversal on GPUs Through Compressed Wide BVHs"

C++ 126 8 Updated Dec 9, 2024

Free, open-source VHS effect. Standalone application + plugin (After Effects, Premiere, and OpenFX).

Rust 1,182 23 Updated Dec 18, 2025

NTSC video simulator

Python 96 4 Updated Oct 13, 2019

NTSC encoding/decoding in C89 using only integers and fixed point math. Supports NES decoding. Can be used as an image filter for games or real-time applications.

C 514 29 Updated Nov 3, 2025

miniSpartan6+ (Spartan6) FPGA based MP3 Player

Verilog 27 9 Updated Sep 2, 2019

Basic Peripheral SoC (SPI, GPIO, Timer, UART)

Verilog 68 11 Updated May 8, 2020

Basic USB 1.1 Host Controller for small FPGAs

C 97 20 Updated Jun 6, 2020

Minimal DVI / HDMI Framebuffer

Verilog 83 13 Updated Aug 9, 2020

MMC (and derivative standards) host controller

Verilog 25 5 Updated Sep 14, 2020

720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

C 290 46 Updated Nov 21, 2020

MPX is a open-source CPU which can execute code compiled for MIPS-I ISA

Verilog 12 1 Updated Nov 21, 2020
Next