Skip to content
View wongwonder's full-sized avatar

Block or report wongwonder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@TerosTechnology
Teros Technology TerosTechnology
Gitter chat: https://gitter.im/TerosHDL/community

Spain

@edaa-org
EDA² edaa-org
Electronic Design Automation Abstraction
@calyxir
The Calyx Infrastructure calyxir
Calyx is a compiler ecosystem for generating hardware accelerators
@amaranth-lang
Amaranth HDL amaranth-lang
Amaranth hardware definition language and related projects
@diffblue
Diffblue diffblue
AI For Code

United Kingdom

@tlaplus
TLA+ tlaplus
TLA+ is a formal specification language developed to design, model, document, and verify reactive systems.
@joonwonc
Joonwon Choi joonwonc

Amazon Web Services (AWS) United States

@openhwgroup
OpenHW Group openhwgroup

Ottawa, Ontario, Canada

@twidi
Stéphane "Twidi" Angel twidi

Twidi.com Near Paris, France.

@keleshev
Vladimir Keleshev keleshev
OCaml developer

Copenhagen, Denmark

@projectdiscovery
ProjectDiscovery projectdiscovery
Monitor your infrastructure. Real vulnerabilities. Zero noise.
@marqo-ai
Marqo marqo-ai
Tensor search for humans.
@steamship-core
Steamship steamship-core
The fastest way to add language AI to your product.

United States of America

@dabeaz
David Beazley dabeaz
Author of the Python Essential Reference (Addison-Wesley), Python Cookbook (O'Reilly), and former computer science professor. Come take a class!

Dabeaz, LLC Chicago

@chipsalliance
CHIPS Alliance chipsalliance
Common Hardware for Interfaces, Processors and Systems
@tmeissner
T. Meissner tmeissner
FPGA-Engineer doing design and verification using VHDL, SystemVerilog, SVA and PSL.

Dresden, Germany

@kaushalmodi
Kaushal Modi kaushalmodi
Command-line, emacs, Org mode, hugo, Nim

@analogdevicesinc North Carolina, USA

@xver
xver

IC Verimeter Ottawa, Ontario, Canada

@trivialmips
TrivialMIPS trivialmips
TrivialMIPS is nontrivial!
@Kuree
Keyi Zhang Kuree
CS PhD @ Stanford

Efficient Computer Santa Clara, CA

@mytechnotalent
Kevin Thomas mytechnotalent
Author of the world’s most popular Reverse Engineering Tutorial

Washington, D.C.

@iDoka
Dmitry Murzinov iDoka
Hardware Imagineer | Digital IC Design Engineer | Automotive Electronics Enthusiast

@dokard @deepware-ai Error: Unable to resolve

@OpenTimer
OpenTimer OpenTimer
A High-performance Timing Analysis Tool for VLSI systems

University of Illinois at Urbana-Champaign

@PacoReinaCampo
Francisco Javier Reina Campo PacoReinaCampo
I am an Electronic Engineer specialized in digital design and verification, with emphasis on Hardware Description Languages ((System)Verilog, VHDL).

QueenField Abu Dhabi

@Bo-Yuan-Huang
Bo-Yuan Huang Bo-Yuan-Huang
Security Research Scientist, formal verification and scalable assurance

Intel Corp.

@pymtl
PyMTL pymtl
A Python-Based Ecosystem for Hardware Modeling, Generation, Simulation, and Verification
@socrocket
SoCRocket socrocket
Transaction-Level Modeling Framework for Space Applications

Braunschweig, Germany

@tymonx
Tymoteusz Blazejczyk tymonx
FPGA and Embedded Systems Design Engineer with a demonstrated history of working in the semiconductors industry and in very strict embedded environments.

tymonx Poland, Gdansk

@jwwebbopen
Jeremy Webb jwwebbopen
High-Speed Digital Hardware Engineer, FPGA Developer, and Perl Hacker.

Napa, CA