Skip to content
View wsnyder's full-sized avatar

Organizations

@veripool @chipsalliance @verilator

Block or report wsnyder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
@Chinnam-Tejesh
tejesh_ch Chinnam-Tejesh
hi, all good ?

Andhra Pradesh, India

@vhuainc51
Sirazul vhuainc51
https://vhuainc.blogspot.com

Vhuainc Bangladesh

@eidotal
Eido Tal eidotal
Design Verification Architect & Technical Lead SystemVerilog/UVM | SoC / Smart-NIC
@Mofarthim
Mofarthim

Universe Hamburg

@aakarsh
Aakarsh Nair aakarsh
"โ€œThe goal of practice is always to keep our beginnerโ€™s mind.โ€ ~S. Suzuki

https://aakarsh.github.io/ Tรผbingen, DE

@matthew-humphrey
Matthew Humphrey matthew-humphrey
Electrical Engineer, Software Architect & Developer.
@gmlayer0
gmlayer0 gmlayer0
Hardware / Computer Architecture

ICT, CAS

@jonnyboynewton
Jonathan Newton jonnyboynewton
Principal Design Verification Engineer at NVIDIA

NVIDIA Massachusetts

@lalomorales22
lalo adrian morales lalomorales22
sd, ca | I make software for myself

@Comedeez-AI San Diego, CA

@AEmreEser
A. Emre Eser AEmreEser
Apple ][ > MB Pro

University of California, San Diego La Jolla, CA

@hamza-akhtar-dev
Hamza Akhtar hamza-akhtar-dev
Programmer ๐Ÿ’ป| Astrophile ๐Ÿช | Problem Solver โšก | Artist ๐ŸŽจ | Designer ๐Ÿงฌ|

University of Engineering and Technology Lahore, Pakistan

@sequencer
Jiuyang Liu sequencer
0x8D7B5A. I work for open source chip design.

Wuhan, China

@GiulioCocconi
Giulio Cocconi GiulioCocconi
#include <github_profile.h> get_cool_bio();

Genoa, Italy

@FeurJak
Taras Woronjanski FeurJak
Spooky Action At A Distance
@layoutmask
Layout Mask layoutmask
VLSI IC layout Mask Designer
@jesse486
xinyuan fu jesse486

Waseda University Tokyo, Japan

@Jetsama
Jonathan Hess Jetsama
Computer and Electrical Engineer
@infinitymdm
Marcus Mellor infinitymdm
Digital VLSI researcher @ okstate working to make computer engineering -- especially cryptographic hardware design -- more accessible.

Stillwater, OK

@standardgalactic
Cogito Ergo Sum standardgalactic
๐˜๐˜ฐ๐˜ฎ๐˜ฆ ๐˜ฐ๐˜ง ๐˜ต๐˜ฉ๐˜ฆ ๐š‚๐š๐šŠ๐š—๐š๐šŠ๐š›๐š ๐™ถ๐šŠ๐š•๐šŠ๐šŒ๐š๐š’๐šŒ ๐™ฐ๐š•๐š™๐š‘๐šŠ๐š‹๐šŽ๐š

Xanadu Canada

@LinuxJS
Meow LinuxJS
I code.

@SAMSUNG Multiverse

@JacobPease
Jacob Pease JacobPease
Phd student at Oklahoma State University | M.S. in Electrical Engineering | BSEE & BSCE | Graduate Research Assistant under Dr. Jame E. Stine at OSU.

Oklahoma State University Stillwater, Oklahoma

@biswajek
Biswajeet biswajek

Verana Networks Bangalore

@jafar75
jafar75 jafar75
Software Engineer

Decentralized Iran

@ifkato
Fuga Kato ifkato

IBEX Technology Co., Ltd. Kanagawa, Japan

@middas-0706
Ivan Yermakov middas-0706
A passionate data analyst with digital marketing background form Germany ๐Ÿ‡ฉ๐Ÿ‡ช

Earth

@YilouWang
Yilou Wang YilouWang
Digital Verification Engineer

PlanV Munich

@Flinner
Flinner Flinner
hey!! stop stalking me :)

/home/flinner

@karthik5102001
Karthik S karthik5102001

Dayananda Sagar College of engineering