-
Veripool
- www.veripool.org
Eido Tal
eidotal
Design Verification Architect & Technical Lead
SystemVerilog/UVM | SoC / Smart-NIC
Aakarsh Nair
aakarsh
"โThe goal of practice is always to keep our beginnerโs mind.โ
~S. Suzuki
https://aakarsh.github.io/ Tรผbingen, DE
Jonathan Newton
jonnyboynewton
Principal Design Verification Engineer at NVIDIA
NVIDIA Massachusetts
Hamza Akhtar
hamza-akhtar-dev
Programmer ๐ป| Astrophile ๐ช | Problem Solver โก | Artist ๐จ | Designer ๐งฌ|
University of Engineering and Technology Lahore, Pakistan
Marcus Mellor
infinitymdm
Digital VLSI researcher @ okstate working to make computer engineering -- especially cryptographic hardware design -- more accessible.
Stillwater, OK
Cogito Ergo Sum
standardgalactic
๐๐ฐ๐ฎ๐ฆ ๐ฐ๐ง ๐ต๐ฉ๐ฆ ๐๐๐๐๐๐๐๐ ๐ถ๐๐๐๐๐๐๐ ๐ฐ๐๐๐๐๐๐๐
Xanadu Canada
Jacob Pease
JacobPease
Phd student at Oklahoma State University | M.S. in Electrical Engineering | BSEE & BSCE | Graduate Research Assistant under Dr. Jame E. Stine at OSU.
Oklahoma State University Stillwater, Oklahoma
Ivan Yermakov
middas-0706
A passionate data analyst with digital marketing background form Germany ๐ฉ๐ช
Earth
PreviousNext