Skip to content
View wsnyder's full-sized avatar

Organizations

@veripool @chipsalliance @verilator

Block or report wsnyder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Extract coding rules from PR review comments and generate AGENTS.md files for any GitHub repository.

Python 41 6 Updated Mar 3, 2026

Extended and external tests for Verilator testing

Python 18 10 Updated Apr 23, 2026

RTLMeter benchmark suite

Verilog 31 11 Updated Apr 14, 2026

RTLMeter results and dashboard for Verilator

JavaScript 6 1 Updated Apr 30, 2026

mbake is a Makefile formatter and linter. It only took 50 years!

Python 747 18 Updated Apr 19, 2026
C++ 42 4 Updated Apr 9, 2026

Multi-platform nightly builds of open source digital design and verification tools

Shell 1,455 122 Updated Apr 30, 2026

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,576 806 Updated Apr 30, 2026

GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

C 962 165 Updated Apr 21, 2026

Hierarchical Delta Debugging Framework

Python 60 6 Updated Nov 23, 2025

Announcements related to Verilator

44 2 Updated Nov 2, 2025

A massively parallelized gcov wrapper

Python 119 37 Updated Mar 20, 2026

Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.

SystemVerilog 285 101 Updated Apr 14, 2026