Skip to content
View wsnyder's full-sized avatar

Organizations

@veripool @chipsalliance @verilator

Block or report wsnyder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
2 stars written in SystemVerilog
Clear filter

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,340 749 Updated Feb 6, 2026

Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.

SystemVerilog 281 99 Updated Jan 18, 2026