Skip to content
View yuravg's full-sized avatar

Block or report yuravg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

iperf3 binaries for Windows. Benchmark your network limits.

1,814 67 Updated Apr 10, 2026

A (more or less) one page introduction to Nix, the language.

Nix 1,014 28 Updated Sep 1, 2025

A primer for users trying to make sense of Org Mode

Emacs Lisp 841 25 Updated Mar 22, 2023

A flexible and scalable development platform for modern FPGA projects.

Python 45 8 Updated Jul 6, 2026

A plain-text prompt for LLMs that teaches the essence of elegant coding and testing—save it to ~/.claude/CLAUDE.md.

154 14 Updated Jul 17, 2026

UVM Verification Environment for the CVFPU

Perl 23 10 Updated Jun 23, 2026

An interactive front-end toolkit simplifying JSON, YAML, TOML, and XML data. Visualize, edit, and perform real-time data manipulations. Empower your data-driven apps with user-friendly data process…

Svelte 106 13 Updated Jun 12, 2026

A simple, extensible LLM client for Emacs

Emacs Lisp 3,450 413 Updated Jul 15, 2026

My personal emacs settings

Emacs Lisp 167 13 Updated Jul 20, 2026

Bypass DPI

C 3,340 222 Updated Mar 29, 2026

An operating system for ESP32 devices.

C++ 871 95 Updated Jul 22, 2026

科技爱好者周刊,每周五发布

97,720 4,266 Updated Jul 17, 2026

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,439 277 Updated Jul 2, 2026

SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity

SystemVerilog 39 7 Updated Jul 17, 2026
SystemVerilog 44 5 Updated Mar 9, 2026

Generate UVM testbench framework template files with Python 3

SystemVerilog 26 7 Updated Dec 23, 2019

DPI bypass multi platform

C 15,896 1,114 Updated Jul 21, 2026

Easiest way to install & upgrade Xray

Shell 3,484 645 Updated Jan 18, 2026

Xray, Penetrates Everything. Also the best v2ray-core. Where the magic happens. An open platform for various uses.

Go 40,590 5,707 Updated Jul 21, 2026

不再维护,自寻替代品。 Qt based cross-platform GUI proxy configuration manager (backend: sing-box)

C++ 15,465 1,502 Updated Dec 12, 2024

PlantUML macros and other includes for Archimate Diagrams

Shell 267 71 Updated Jun 18, 2026

Скрипт для CentOS (и любых RHEL-дистрибутивов), помогающий настроить Linux, установить Proxy, VPN и много всего другого.

Shell 37 17 Updated Mar 18, 2022

Laboratory course on RISC-V Processor Development

SystemVerilog 348 86 Updated Jul 22, 2026

My diary of learning UVM for hardware verification.

SystemVerilog 2 Updated Aug 22, 2024

Xray panel supporting multi-protocol multi-user expire day & traffic & IP limit (Vmess, Vless, Trojan, ShadowSocks, Wireguard, Hysteria, Tunnel, Mixed, HTTP, Tun, MTProto)

Go 43,549 8,323 Updated Jul 23, 2026

This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit

SystemVerilog 29 11 Updated Jul 27, 2018

Visualize your systemd logs with filters, themes... built on Rust & Vue

Rust 126 2 Updated Feb 3, 2026
Next