256K SPI Bus Low-Power Serial SRAM: Device Selection Table
256K SPI Bus Low-Power Serial SRAM: Device Selection Table
Preliminary DS22100B-page  1
23A256/23K256
Device Selection Table
Features:
 Max. Clock 20 MHz
 Low-Power CMOS Technology:
- Read Current: 3 mA at 1 MHz
- Standby Current: 4 A Max. at 3.6V
 32,768 x 8-bit Organization
 32-Byte Page
 HOLD pin
 Flexible Operating modes:
- Byte read and write
- Page mode (32 Byte Page)
- Sequential mode
 Sequential Read/Write
 High Reliability
 Temperature Ranges Supported:
 Pb-Free and RoHS Compliant, Halogen Free
Pin Function Table
Description:
The  Microchip  Technology  Inc.  23X256  are  256  Kbit
Serial SRAM devices. The memory is accessed via a
simple  Serial  Peripheral  Interface  (SPI)  compatible
serial bus. The bus signals required are a clock input
(SCK)  plus  separate  data  in  (SI)  and  data  out  (SO)
lines. Access to the device is controlled through a Chip
Select (CS) input.
Communication  to  the  device  can  be  paused  via  the
hold  pin  (HOLD).  While  the  device  is  paused,
transitions  on  its  inputs  will  be  ignored,  with  the
exception  of Chip  Select, allowing  the host to  service
higher priority interrupts.
The  23X256  is  available  in  standard  packages
including  8-lead  PDIP  and  SOIC,  and  advanced
packaging including 8-lead TSSOP.
Package Types (not to scale) 
Part Number VCC Range Page Size Temp. Ranges Packages
23K256 2.7-3.6V 32 Byte I P, SN, ST
23A256 1.7-1.95V 32 Byte I P, SN, ST
- Industrial (I): -40C to +85C
Name Function
CS Chip Select Input
SO Serial Data Output
VSS Ground
SI Serial Data Input
SCK Serial Clock Input
HOLD Hold Input
VCC Supply Voltage
CS
SO
NC
VSS
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
PDIP/SOIC/TSSOP
(P, SN, ST)
256K SPI Bus Low-Power Serial SRAM
23A256/23K256
DS22100B-page 2 Preliminary  2008 Microchip Technology Inc.
1.0 ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings 
()
VCC.............................................................................................................................................................................4.5V
All inputs and outputs w.r.t. VSS ......................................................................................................... -0.3V to VCC +0.3V
Storage temperature .................................................................................................................................-40C to 125C
Ambient temperature under bias.................................................................................................................-40C to 85C
ESD protection on all pins........................................................................................................................................... 2kV
TABLE 1-1: DC CHARACTERISTICS
 NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above those
indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an
extended period of time may affect device reliability.
DC CHARACTERISTICS
Industrial (I):  TA = -40C to +85C
Param.
No.
Sym. Characteristic Min. Typ
(1)
Max. Units Test Conditions
D001 VCC Supply voltage 1.7  1.95 V 23A256
D001 VCC Supply voltage 2.7  3.6 V 23K256
D002 VIH High-level input 
voltage
.7 VCC  VCC 
+0.3
V
D003 VIL Low-level input
voltage
-0.3  0.2xVCC V
D004 VOL Low-level output
voltage
  0.2 V IOL = 1 mA
D005 VOH High-level output
voltage
VCC -0.5   V IOH = -400 A
D006 ILI Input leakage 
current
  0.5 A CS = VCC, VIN = VSS OR VCC
D007 ILO Output leakage 
current
  0.5 A CS = VCC, VOUT = VSS OR VCC
D008 ICC Read
Operating current
3
6
10
mA
mA
mA
FCLK = 1 MHz; SO = O
FCLK = 10 MHz; SO = O
FCLK = 20 MHz; SO = O
D009 ICCS
Standby current
200
1
500
4
nA
A
CS = VCC = 1.8V, Inputs tied to VCC 
or VSS
CS = VCC = 3.0V, Inputs tied to VCC 
or VSS
D010 CINT Input capacitance 7 pF VCC = 0V, f = 1 MHz, Ta = 25C 
(Note 1)
D011 VDR RAM data retention 
voltage 
(2)
 1.2  V
Note 1: This parameter is periodically sampled and not 100% tested. Typical measurements taken at room 
temperature (25C).
2: This is the limit to which VDD can be lowered without losing RAM data. This parameter is periodically 
sampled and not 100% tested.
 2008 Microchip Technology Inc. Preliminary DS22100B-page 3
23A256/23K256
TABLE 1-3: AC TEST CONDITIONS
TABLE 1-2: AC CHARACTERISTICS
AC CHARACTERISTICS Industrial (I): TA = -40C to +85C
Param.
No.
Sym. Characteristic Min. Max. Units Test Conditions
1 FCLK Clock frequency 
16
20
MHz
MHz
VCC = 1.8V
VCC = 3.0V
2 TCSS CS setup time 32
25
ns
ns
VCC = 1.8V
VCC = 3.0V
3 TCSH CS hold time 50
50
ns
ns
VCC = 1.8V
VCC = 3.0V
4 TCSD CS disable time 32
25
ns
ns
VCC = 1.8V
VCC = 3.0V
5 Tsu Data setup time 10
10
ns
ns
VCC = 1.8V
VCC = 3.0V
6 THD Data hold time 10
10
ns
ns
VCC = 1.8V
VCC = 3.0V
7 TR CLK rise time  2 us Note 1
8 TF CLK fall time  2 us Note 1
9 THI Clock high time
32
25
ns
ns
VCC = 1.8V
VCC = 3.0V
10 TLO Clock low time 32
25
ns
ns
VCC = 1.8V
VCC = 3.0V
11 TCLD Clock delay time 32
25
ns
ns
VCC = 1.8V
VCC = 3.0V
12 TV Output valid from clock low
32
25
ns
ns
VCC = 1.8V
VCC = 3.0V
13 THO Output hold time 0  ns Note 1
14 TDIS Output disable time 
20
20
ns
ns
VCC = 1.8V
VCC = 3.0V
15 THS HOLD setup time 10  ns 
16 THH HOLD hold time 10  ns 
17 THZ HOLD low to output High-Z 10  ns 
18 THV HOLD high to output valid  50 ns 
Note 1: This parameter is periodically sampled and not 100% tested.
AC Waveform: 
Input pulse level 0.1 VCC to 0.9 VCC
Input rise/fall time 5 ns
Operating temperature -40C to +85C
CL = 100 pF 
Timing Measurement Reference Level:
Input 0.5 VCC
Output 0.5 VCC
23A256/23K256
DS22100B-page 4 Preliminary  2008 Microchip Technology Inc.
FIGURE 1-1: HOLD TIMING
FIGURE 1-2: SERIAL INPUT TIMING
FIGURE 1-3: SERIAL OUTPUT TIMING
CS
SCK
SO
SI
HOLD
16
15 15
16
17
17
Dont Care 5
High-Impedance
n + 2 n + 1 n n - 1 n
n + 2 n + 1 n n n - 1
CS
SCK
SI
SO
6 5
8
7
11
3
LSB in MSB in
High-Impedance
2
4
CS
SCK
SO
10 9
12
MSB out LSB out
3
14
Dont Care
SI
13
 2008 Microchip Technology Inc. Preliminary DS22100B-page 5
23A256/23K256
2.0 FUNCTIONAL DESCRIPTION
2.1 Principles of Operation
The 23X256 is a 32,768-byte Serial SRAM designed to
interface  directly  with  the  Serial  Peripheral  Interface
(SPI)  port  of  many  of  todays  popular  microcontroller
families, including Microchips PIC
 microcontrollers. It
may  also  interface  with  microcontrollers  that  do  not
have  a  built-in  SPI  port  by  using  discrete  I/O  lines
programmed  properly  in  firmware  to  match  the  SPI
protocol. 
The 23X256 contains an 8-bit instruction register. The
device  is  accessed  via  the  SI  pin,  with  data  being
clocked in on the rising edge of SCK. The CS pin must
be low and  the HOLD  pin  must  be high for the  entire
operation.
Table 2-1  contains  a  list  of  the  possible  instruction
bytes and format for device operation. All instructions,
addresses and data are transferred MSB first, LSB last.
Data  (SI)  is  sampled  on  the  first  rising  edge  of  SCK
after CS goes low. If the clock line is shared with other
peripheral devices on the SPI bus, the user can assert
the HOLD input and place the 23X256 in HOLD mode.
After  releasing  the  HOLD  pin,  operation  will  resume
from the point when the HOLD was asserted.
2.2 Modes of Operation
The 23A256/23K256 has three modes of operation that
are  selected  by  setting  bits  7  and  6  in  the  STATUS
register.  The  modes  of  operation  are  Byte,  Page  and
Burst.
Byte Operation  is selected when bits 7 and 6 in the
STATUS register are set to 00. In this mode, the read/
write  operations  are  limited  to  only  one  byte.  The
Command followed by the 16-bit address is clocked into
the device and the data to/from the device is transferred
on the next 8 clocks (Figure 2-1, Figure 2-2).
Page Operation  is selected when bits 7 and 6 in the
STATUS register are set to 10. The 23A256/23K256 has
1024 pages of 32 Bytes. In this mode, the read and write
operations are limited to within the addressed page (the
address  is  automatically  incremented  internally).  If  the
data being read or written reaches the page boundary,
then  the  internal  address  counter  will  increment  to  the
start of the page (Figure 2-3, Figure 2-4).
Sequential Operation  is selected when bits 7 and 6
in the STATUS register are set to 01. Sequential opera-
tion  allows  the  entire  array  to  be  written  to  and  read
from.  The  internal  address  counter  is  automatically
incremented  and  page  boundaries  are  ignored.  When
the  internal  address  counter  reaches  the  end  of  the
array,  the  address  counter  will  roll  over  to  0x0000
(Figure 2-5, Figure 2-6).
2.3 Read Sequence
The  device  is  selected  by  pulling  CS  low.  The  8-bit
READ instruction is transmitted to the 23X256 followed
by the 16-bit address, with the first MSB of the address
being  a  dont  care  bit.  After  the  correct  READ
instruction and address are sent, the data stored in the
memory  at  the  selected  address  is  shifted  out  on  the
SO pin.
If operating in Page mode, after the first byte of data is
shifted out, the next memory location on the page can
be read out by continuing to provide clock pulses. This
allows  for  32  consecutive  address  reads.  After  the
32nd address read the internal address counter wraps
back to the byte 0 address in that page.
If operating in Sequential mode, the data stored in the
memory at the next address can be read sequentially
by  continuing  to  provide  clock  pulses.  The  internal
Address  Pointer  is  automatically  incremented  to  the
next higher address after each byte of data is shifted
out.  When  the  highest  address  is  reached  (7FFFh),
the  address  counter  rolls  over  to  address  0000h,
allowing  the  read  cycle  to  be  continued  indefinitely.
The read operation is terminated by raising the CS pin
(Figure 2-1).
2.4 Write Sequence
Prior  to  any  attempt  to  write  data  to  the  23X256,  the
device must be selected by bringing CS low.
Once the  device  is selected,  the Write  command can
be started by issuing a WRITE instruction, followed by
the  16-bit  address,  with  the  first  MSB  of  the  address
being a dont care bit, and then the data to be written.
A write is terminated by the CS being brought high.
If operating in Page mode, after the initial data byte is
shifted  in,  additional  bytes  can  be  shifted  into  the
device.  The  Address  Pointer  is  automatically
incremented. This operation can continue for the entire
page (32 Bytes) before data will start to be overwritten.
If  operating  in  Sequential  mode,  after  the  initial  data
byte is shifted in, additional bytes can be clocked into
the  device.  The  internal  Address  Pointer  is  automati-
cally incremented. When the Address Pointer reaches
the highest address (7FFFh), the address counter rolls
over to (0000h). This allows the operation to continue
indefinitely, however, previous data will be overwritten.
23A256/23K256
DS22100B-page 6 Preliminary  2008 Microchip Technology Inc.
FIGURE 2-1: BYTE READ SEQUENCE
FIGURE 2-2: BYTE WRITE SEQUENCE
TABLE 2-1: INSTRUCTION SET
Instruction Name Instruction Format Description
READ 0000 0011 Read data from memory array beginning at selected address
WRITE 0000 0010 Write data to memory array beginning at selected address
RDSR 0000 0101 Read STATUS register
WRSR 0000 0001 Write STATUS register 
SO
SI
SCK
CS
0 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31 1
0 1 0 0 0 0 0 1 15 14 13 12 2 1 0
7 6 5 4 3 2 1 0
Instruction 16-bit Address
Data Out
High-Impedance
SO
SI
CS
9 10 11 21 22 23 24 25 26 27 28 29 30 31
0 0 0 0 0 0 0 1 15 14 13 12 2 1 0 7 6 5 4 3 2 1 0
Instruction 16-bit Address Data Byte
High-Impedance
SCK
0 2 3 4 5 6 7 1 8
 2008 Microchip Technology Inc. Preliminary DS22100B-page 7
23A256/23K256
FIGURE 2-3: PAGE READ SEQUENCE
FIGURE 2-4: PAGE WRITE SEQUENCE
7 6 5 4 3 2 1 0
Page X, Word Y
SI
CS
9 10 11 21 22 23 24 25 26 27 28 29 30 31
15 14 13 12 2 1 0
16-bit Address
SCK
0 2 3 4 5 6 7 1 8
SO
CS
7 6 5 4 3 2 1 0
Page X, Word 0
SCK
32 34 35 36 37 38 39 33
7 6 5 4 3 2 1 0
Page X, Word 31
7 6 5 4 3 2 1 0
Page X, Word Y+1
Page X, Word Y
SO
High Impedance
SI
0 1 0 0 0 0 0 1
Instruction
SI
CS
9 10 11 21 22 23 24 25 26 27 28 29 30 31
15 14 13 12 2 1 0 7 6 5 4 3 2 1 0
16-bit Address
SCK
0 2 3 4 5 6 7 1 8
CS
SI
7 6 5 4 3 2 1 0
Page X, Word 0
7 6 5 4 3 2 1 0
Page X, Word 31
7 6 5 4 3 2 1 0
Page X, Word Y+1
Page X, Word Y
Page X, Word Y
SCK
32 34 35 36 37 38 39 33
0 0 0 0 0 0 0 1
Instruction
23A256/23K256
DS22100B-page 8 Preliminary  2008 Microchip Technology Inc.
FIGURE 2-5: SEQUENTIAL READ SEQUENCE
SI
CS
9 10 11 21 22 23 24 25 26 27 28 29 30 31
15 14 13 12 2 1 0
7 6 5 4 3 2 1 0
Instruction 16-bit Address
Page X, Word Y
SCK
0 2 3 4 5 6 7 1 8
SO
CS
7 6 5 4 3 2 1 0
Page X+1, Word 1
SCK
7 6 5 4 3 2 1 0
Page X+1, Word 0
7 6 5 4 3 2 1 0
Page X, Word 31
SO
CS
7 6 5 4 3 2 1 0
Page X+n, Word 31
SCK
7 6 5 4 3 2 1 0
Page X+n, Word 1
7 6 5 4 3 2 1 0
Page X+1, Word 31
SO
SI
SI
0 1 0 0 0 0 0 1
 2008 Microchip Technology Inc. Preliminary DS22100B-page 9
23A256/23K256
FIGURE 2-6: SEQUENTIAL WRITE SEQUENCE
SI
CS
9 10 11 21 22 23 24 25 26 27 28 29 30 31
0 0 0 0 0 0 0 1 15 14 13 12 2 1 0 7 6 5 4 3 2 1 0
Instruction 16-bit Address Data Byte 1
SCK
0 2 3 4 5 6 7 1 8
SI
CS
41 42 43 46 47
7 6 5 4 3 2 1 0
Data Byte n 
SCK
32 34 35 36 37 38 39 33 40
7 6 5 4 3 2 1 0
Data Byte 3
7 6 5 4 3 2 1 0
Data Byte 2
44 45
23A256/23K256
DS22100B-page 10 Preliminary  2008 Microchip Technology Inc.
2.5 Read Status Register Instruction 
(RDSR)
The Read Status Register instruction (RDSR) provides
access to the STATUS register. The STATUS register
may  be  read  at  any  time.  The  STATUS  register  is
formatted as follows:
TABLE 2-2: STATUS REGISTER
The  mode  bits  indicate  the  operating  mode  of  the
SRAM. The possible modes of operation are:
0 0 = Byte mode (default operation)
1 0 = Page mode
0 1 = Sequential mode
1 1 = Reserved 
Write and read commands are shown in Figure 2-7 and
Figure 2-8.
The HOLD bit enables the Hold pin functionality. It must
be set to a 0 before HOLD pin is brought low for HOLD
function to work properly. Setting HOLD to 1 disables
feature.
See Figure 2-7 for the RDSR timing sequence.
FIGURE 2-7: READ STATUS REGISTER TIMING SEQUENCE (RDSR)
7 6 5 4 3 2 1 0
W/R W/R      W/R
MODE MODE 0 0 0 0 0 HOLD
W/R = writable/readable.
SO
SI
CS
9 10 11 12 13 14 15
1 1 0 0 0 0 0 0
7 6 5 4 2 1 0
Instruction
Data from STATUS Register
High-Impedance
SCK
0 2 3 4 5 6 7 1 8
3
 2008 Microchip Technology Inc. Preliminary DS22100B-page 11
23A256/23K256
2.6 Write Status Register Instruction 
(WRSR)
The Write Status Register instruction (WRSR) allows the
user  to  write  to  the  bits  in  the  STATUS  register  as
shown in Table 2-2. This allows for setting of the Device
operating  mode.  Several  of  the  bits  in  the  STATUS
register must be cleared to 0. See Figure 2-8 for the
WRSR timing sequence.
FIGURE 2-8: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)
2.7 Power-On State
The 23X256 powers on in the following state:
 The device is in low-power Standby mode 
(CS= 1)
 A high-to-low-level transition on CS is required to 
enter active state
SO
SI
CS
9 10 11 12 13 14 15
0 1 0 0 0 0 0 0 7 6 5 4 2 1 0
Instruction Data to STATUS Register
High-Impedance
SCK
0 2 3 4 5 6 7 1 8
3
23A256/23K256
DS22100B-page 12 Preliminary  2008 Microchip Technology Inc.
3.0 PIN DESCRIPTIONS
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1: PIN FUNCTION TABLE
3.1 Chip Select (CS)
A low level on this pin selects the device. A high level
deselects the device and forces it into Standby mode.
When the device is deselected, SO goes to the high-
impedance  state,  allowing  multiple  parts  to  share  the
same  SPI  bus.  After  power-up,  a  low  level  on  CS  is
required, prior to any sequence being initiated.
3.2 Serial Output (SO)
The SO pin is used to transfer data out of the 23X256.
During a read cycle, data is shifted out on this pin after
the falling edge of the serial clock.
3.3 Serial Input (SI)
The  SI  pin  is  used  to  transfer  data  into  the  device.  It
receives  instructions,  addresses  and  data.  Data  is
latched on the rising edge of the serial clock.
3.4 Serial Clock (SCK)
The  SCK  is  used  to  synchronize  the  communication
between  a  master  and  the  23X256.  Instructions,
addresses or data present on the SI pin are latched on
the rising edge of the clock input, while data on the SO
pin is updated after the falling edge of the clock input.
3.5 Hold (HOLD)
The HOLD pin is used to suspend transmission to the
23X256 while in the middle of a serial sequence without
having to retransmit the entire sequence again. It must
be held high any time this function is not being used.
Once the device is selected  and a serial sequence is
underway, the  HOLD pin may be pulled  low to pause
further  serial  communication  without  resetting  the
serial  sequence.  The  HOLD  pin  must  be  brought  low
while SCK is low, otherwise the HOLD function will not
be  invoked  until  the  next  SCK  high-to-low  transition.
The  23X256  must  remain  selected  during  this
sequence.  The  SI,  SCK  and  SO  pins  are  in  a  high-
impedance state during the time the device is paused
and transitions on these pins will be ignored. To resume
serial  communication,  HOLD  must  be  brought  high
while  the  SCK  pin  is  low,  otherwise  serial
communication  will  not  resume.  Lowering  the  HOLD
line at any time will tri-state the SO line.
Hold  functionality  is  disabled  by  the  STATUS  register
bit.
Name
PDIP/SOIC
TSSOP
Function
CS 1 Chip Select Input
SO 2 Serial Data Output
VSS 4 Ground
SI 5 Serial Data Input
SCK 6 Serial Clock Input
HOLD 7 Hold Input
VCC 8 Supply Voltage
 2008 Microchip Technology Inc. Preliminary DS22100B-page 13
23A256/23K256
4.0 PACKAGING INFORMATION
4.1 Package Marking Information
T/XXXNNN
XXXXXXXX
YYWW
8-Lead PDIP
8-Lead SOIC (3.90 mm)
XXXXYYWW
XXXXXXXT
NNN
I/P      1L7
23K256
0528
Example:
Example:
SN       0528
23K256I
1L7
Legend: XX...X Part number or part number code
T Temperature (I, E)
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week 01)
NNN Alphanumeric traceability code (2 characters for small packages)
   Pb-free JEDEC designator for Matte Tin (Sn)
Note: For very small packages with no room for the Pb-free JEDEC designator
   , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be  carried  over  to  the  next  line,  thus  limiting  the  number  of  available
characters for customer-specific information.
3 e
3 e
3 e
3 e
8-Lead TSSOP
Example:
XXXX
TYWW
NNN
K256
3 e 3 e
I837
1L7
23A256/23K256
DS22100B-page 14 Preliminary  2008 Microchip Technology Inc.
8-Lead PIastic DuaI In-Line (P) - 300 miI Body [PDIP]
Notes:
1.   Pin 1 visual index feature may vary, but must be located with the hatched area.
2.    Significant Characteristic.
3.   Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4.   Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Note:   For the most current package drawings, please see the Microchip Packaging Specification located at 
http://www.microchip.com/packaging
Units   NCHES
Dimension Limits   MN   NOM   MAX
Number of Pins   N   8
Pitch   e   .100 BSC
Top to Seating Plane   A         .210
Molded Package Thickness   A2   .115   .130   .195
Base to Seating Plane   A1   .015      
Shoulder to Shoulder Width   E   .290   .310   .325
Molded Package Width   E1   .240   .250   .280
Overall Length   D   .348   .365   .400
Tip to Seating Plane   L   .115   .130   .150
Lead Thickness   c   .008   .010   .015
Upper Lead Width   b1   .040   .060   .070
Lower Lead Width   b   .014   .018   .022
Overall Row Spacing     eB         .430
N
E1
NOTE 1
D
1   2   3
A
A1
A2
L
b1
b
e
E
eB
c
Microchip Technology Drawing C04-018B
 2008 Microchip Technology Inc. Preliminary DS22100B-page 15
23A256/23K256
8-Lead PIastic SmaII OutIine (SN) - Narrow, 3.90 mm Body [SOIC]
Notes:
1.   Pin 1 visual index feature may vary, but must be located within the hatched area.
2.    Significant Characteristic.
3.   Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4.   Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF:   Reference Dimension, usually without tolerance, for information purposes only.
Note:   For the most current package drawings, please see the Microchip Packaging Specification located at 
http://www.microchip.com/packaging
Units   MLLMETERS
Dimension Limits   MN   NOM   MAX
Number of Pins   N   8
Pitch   e   1.27 BSC
Overall Height   A         1.75
Molded Package Thickness   A2   1.25      
Standoff     A1   0.10      0.25
Overall Width   E   6.00 BSC
Molded Package Width   E1   3.90 BSC
Overall Length   D   4.90 BSC
Chamfer (optional)   h   0.25      0.50
Foot Length   L   0.40      1.27
Footprint   L1   1.04 REF
Foot Angle   I   0      8
Lead Thickness   c   0.17      0.25
Lead Width   b   0.31      0.51
Mold Draft Angle Top   D   5      15
Mold Draft Angle Bottom   E   5      15
D
N
e
E
E1
NOTE 1
1   2   3
b
A
A1
A2
L
L1
c
h
h
X
Temp Range
23A256/23K256
DS22100B-page  22 Preliminary  2008 Microchip Technology Inc.
NOTES:
 2008 Microchip Technology Inc. Preliminary DS22100B-page  23
Information  contained  in  this  publication  regarding  device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure  that  your  application  meets  with  your  specifications.
MICROCHIP  MAKES  NO  REPRESENTATIONS  OR
WARRANTIES  OF  ANY  KIND  WHETHER  EXPRESS  OR
IMPLIED,  WRITTEN  OR  ORAL,  STATUTORY  OR
OTHERWISE,  RELATED  TO  THE  INFORMATION,
INCLUDING  BUT  NOT  LIMITED  TO  ITS  CONDITION,
QUALITY,  PERFORMANCE,  MERCHANTABILITY  OR
FITNESS  FOR  PURPOSE.  Microchip  disclaims  all  liability
arising  from  this  information  and  its  use.  Use  of  Microchip
devices  in  life  support  and/or  safety  applications  is  entirely  at
the buyers risk, and the buyer agrees to defend, indemnify and
hold  harmless  Microchip  from  any  and  all  damages,  claims,
suits,  or  expenses  resulting  from  such  use.  No  licenses  are
conveyed,  implicitly  or  otherwise,  under  any  Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron, 
dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, 
PICSTART, rfPIC, SmartShunt and UNI/O are registered 
trademarks of Microchip Technology Incorporated in the 
U.S.A. and other countries.
FilterLab, Linear Active Thermistor, MXDEV, MXLAB, 
SEEVAL, SmartSensor and The Embedded Control Solutions 
Company are registered trademarks of Microchip Technology 
Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard, 
dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, 
ECONOMONITOR, FanSense, In-Circuit Serial 
Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB 
Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, 
PICDEM.net, PICtail, PIC
32
 logo, PowerCal, PowerInfo, 
PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total 
Endurance, WiperLock and ZENA are trademarks of 
Microchip Technology Incorporated in the U.S.A. and other 
countries.
SQTP is a service mark of Microchip Technology Incorporated 
in the U.S.A.
All other trademarks mentioned herein are property of their 
respective companies.
 2008, Microchip Technology Incorporated, Printed in the 
U.S.A., All Rights Reserved.
 Printed on recycled paper.
Note the following details of the code protection feature on Microchip devices:
 Microchip products meet the specification contained in their particular Microchip Data Sheet.
 Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the 
intended manner and under normal conditions.
 There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our 
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchips Data 
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
 Microchip is willing to work with the customer who is concerned about the integrity of their code.
 Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not 
mean that we are guaranteeing the product as unbreakable.
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchips code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Microchip received ISO/TS-16949:2002 certification for its worldwide 
headquarters, design and wafer fabrication facilities in Chandler and 
Tempe, Arizona; Gresham, Oregon and design centers in California 
and India. The Companys quality system processes and procedures 
are for its PIC
 
MCUs and dsPIC
 DSCs, KEELOQ
 
code hopping 
devices, Serial EEPROMs, microperipherals, nonvolatile memory and 
analog products. In addition, Microchips quality system for the design 
and manufacture of development systems is ISO 9001:2000 certified.
DS22100B-page  24 Preliminary  2008 Microchip Technology Inc.
AMERICAS
Corporate Office
2355 West Chandler Blvd.
Chandler, AZ  85224-6199
Tel:  480-792-7200  
Fax:  480-792-7277
Technical Support: 
http://support.microchip.com
Web Address: 
www.microchip.com
Atlanta
Duluth, GA 
Tel: 678-957-9614 
Fax: 678-957-1455
Boston
Westborough, MA  
Tel: 774-760-0087 
Fax: 774-760-0088
Chicago
Itasca, IL  
Tel: 630-285-0071 
Fax: 630-285-0075
Dallas
Addison, TX 
Tel: 972-818-7423  
Fax: 972-818-2924
Detroit
Farmington Hills, MI 
Tel: 248-538-2250
Fax: 248-538-2260
Kokomo
Kokomo, IN 
Tel: 765-864-8360
Fax: 765-864-8387
Los Angeles
Mission Viejo, CA 
Tel: 949-462-9523  
Fax: 949-462-9608
Santa Clara
Santa Clara, CA 
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario, 
Canada
Tel: 905-673-0699  
Fax:  905-673-6509
ASIA/PACIFIC
Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8528-2100 
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Hong Kong SAR
Tel: 852-2401-1200  
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660 
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xiamen
Tel: 86-592-2388138 
Fax: 86-592-2388130
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Zhuhai
Tel: 86-756-3210040 
Fax: 86-756-3210049
ASIA/PACIFIC
India - Bangalore
Tel: 91-80-4182-8400 
Fax: 91-80-4182-8422
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Yokohama
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 
82-2-558-5934
Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069
Singapore
Tel:  65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803
Taiwan - Taipei
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350
EUROPE
Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828 
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0 
Fax: 49-89-627-144-44
Italy - Milan 
Tel: 39-0331-742611  
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399 
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820
WORLDWIDE SALES AND SERVICE
01/02/08