Skip to content
#

risc-v

Star
riscv logo

Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.

Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.

Here are 200 public repositories matching this topic...

Language: C++
Filter by language
All 2,249 C 439 Verilog 313 C++ 200 Assembly 184 Rust 145 SystemVerilog 144 Python 139 VHDL 73 Scala 44 Shell 43
Sort: Fewest stars
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated
Followers
171 followers
Website
github.com/topics/riscv
Wikipedia
Wikipedia